



2006

# Policy-Driven Memory Protection for Reconfigurable Hardware [presentation]

Huffmire, Ted

---

Ted Huffmire, Shreyas Prasad, Tim Sherwood, and Ryan Kastner, Policy-Driven Memory Protection for Reconfigurable Hardware. Proceedings of the 11th European Symposium on



Calhoun is a project of the Dudley Knox Library at NPS, furthering the precepts and goals of open government and government transparency. All information contained herein has been approved for release by the NPS Public Affairs Officer.




**Dudley Knox Library / Naval Postgraduate School**  
**411 Dyer Road / 1 University Circle**  
**Monterey, California USA 93943**


# Policy-Driven Memory Protection for Reconfigurable Hardware

Ted Huffmire, Shreyas Prasad,  
Tim Sherwood, and Ryan Kastner


[www.cs.ucsb.edu/~arch/RCsec](http://www.cs.ucsb.edu/~arch/RCsec)









FPGA







- Fabrication, Verification Cost
- IP is vulnerable during fabrication
- Parallelism → Throughput
- Updatable

- **Security is an afterthought at best**
- **Fundamental security primitives do not yet exist**
- **Goal: Start building those primitives**
- **Opportunity to leverage the benefits of hardware**
  - **Low-overhead stateful reference monitors**
- **Separation: a very important primitive**







- **Multiple Cores on one chip**
- **Cores may have different trust levels and clearance levels**
- **Cores share resources**
  - **Logic**
  - **Memory**
- **Separation: controlled sharing of memory between cores**

## Reconfigurable Separation

## Separation Kernels

### Separate Processors




- Provides a well-understood foundation for controlled sharing [Anderson 72]
- Standard memory protection does not make sense for FPGA systems
- Separation kernels [Irvine et al. 04] are a software-based scheme that won't work for embedded applications that lack code
- Modern processors have more state in the hardware, making kernel development harder
- Need to protect the integrity of the reference monitor

- Exploit the fine-grained reprogrammable nature of FPGAs
- All modules on chip must obey a *memory access policy*
  - Ensured via the architecture
  - Formal, mathematically precise
- Memory protection policies are expressed in the language
  - Formal Top Level Specification (FTLS)
- Compiler translates the policy FTLS to a circuit

- A precise language of legal accesses
  - **Subjects (Modules)**
  - **Access Rights**
  - **Objects (Memory Ranges)**
- **Fixed (Stateless) Models**
  - e.g., B&L, Biba
- **Transitional (Stateful) Models**
  - e.g., Chinese Wall, high water mark

- A fixed (stateless) model
- Each core is restricted to a fixed range (or set of ranges) of memory
- Each range can only be assigned to one core

Access  $\rightarrow$  {Module<sub>1</sub>, rw, Range<sub>1</sub>} | {Module<sub>2</sub>, rw, Range<sub>2</sub>};  
Policy  $\rightarrow$  (Access)\*;



### 1. Policy FTLS:

- $\text{Access} \rightarrow \{\text{Module}_1, \text{rw}, \text{Range}_1\} \mid \{\text{Module}_2, \text{rw}, \text{Range}_2\};$
- $\text{Policy} \rightarrow (\text{Access})^*;$


### 2. Regular Expression:

- $(\{\text{Module}_1, \text{rw}, \text{Range}_1\} \mid \{\text{Module}_2, \text{rw}, \text{Range}_2\})^*$

### 3. Minimized DFA:

### 4. Verilog HDL:


- `case({module_id,op,r1,r2})`
  - `9'b011110: //Module1,rw,Range1`
    - `state=s0;`
  - `9'b101101: //Module2,rw,Range2`
    - `state=s0;`
  - `default:`
    - `state=s1; //reject`
- `endcase`




- **Automated design flow from FTLS to synthesized circuit**
- **Language has a well-defined grammar**
- **Powerful enough to express a variety of policies that we have compiled and tested**
  - **Chinese Wall**
  - **Redaction**
  - **Access Control List**
  - **Secure Hand-off**




- Constructed several isolation policies
  - Varied the number of ranges
- Used Quartus to synthesize
- Measured:
  - Area (Logic Cells)
  - Setup Time
  - Cycle Time






**Circuit Area vs. Number of Ranges**



**Cycle Time vs. Number of Ranges**



**Setup Time vs Number of Ranges**



- **A higher level language**
  - Abstract formal security policy model
- **Verify correctness of automatic translation**
  - Model - FTLS - Verilog - circuit
  - Verify the model and FTLS using formal methods
- **Information flow policies**
- **Dynamic policies**
- **Evaluate on a realistic embedded application**

- **NPS CISR**
- **NSF Grant CNS-0524771, Adaptive Security and Separation in Reconfigurable Hardware**
- **Andrei Paun and Jason Smith of Louisiana Tech University**

- [huffmire@cs.ucsb.edu](mailto:huffmire@cs.ucsb.edu)
- [www.cs.ucsb.edu/~arch/RCsec](http://www.cs.ucsb.edu/~arch/RCsec)