



**Calhoun: The NPS Institutional Archive**

---

Theses and Dissertations

Thesis Collection

---

1955

A study of factors limiting the utility of a digital memory system with nondestructive readout

Krohn, Stanley W.

Massachusetts Institute of Technology

---

<http://hdl.handle.net/10945/14659>



Calhoun is a project of the Dudley Knox Library at NPS, furthering the precepts and goals of open government and government transparency. All information contained herein has been approved for release by the NPS Public Affairs Officer.

**Dudley Knox Library / Naval Postgraduate School**  
**411 Dyer Road / 1 University Circle**  
**Monterey, California USA 93943**

<http://www.nps.edu/library>

**A STUDY OF FACTORS LIMITING THE UTILITY OF  
A DIGITAL MEMORY SYSTEM WITH  
NONDESTRUCTIVE READOUT**

---

**Stanley W. Krohn  
and  
Thomas W. Robinson**

Library  
U. S. Naval Postgraduate School  
Monterey, California









A STUDY OF FACTORS LIMITING THE UTILITY OF A  
DIGITAL MEMORY SYSTEM WITH NONDESTRUCTIVE READOUT

by

Stanley W. Krohn  
U. S. Naval Academy (1950)

and

354  
S

Thomas W. Robinson, III  
U. S. Naval Academy (1950)

SUBMITTED IN PARTIAL FULFILLMENT  
OF THE REQUIREMENTS FOR THE  
DEGREE OF NAVAL ENGINEER  
at the  
MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
May 23, 1955

Signature of Authors. . . . .

. . . . .  
Department of Naval Architecture and Marine Engineering

Certified by. . . . .

Thesis Supervisor

Accepted by. . . . .

Chairman, Departmental Committee on Graduate Students



A STUDY OF FACTORS LIMITING THE EFFECT OF A  
DIGITAL MEMORY SYSTEM WITH NONDESTRUCTIVE READOUT

1367

Harold W. Krosz  
U. S. Naval Academy (1950)

and

Thomas W. Robinson, III  
U. S. Naval Academy (1950)

PRESENTED IN PARTIAL FULFILLMENT  
OF THE REQUIREMENTS FOR THE  
DEGREE OF NAVAL ENGINEER  
at the  
MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
May 22, 1952

Signature of Author .....

Department of Naval Architecture and Marine Engineering

Controlled by .....  
Thesis Supervisor

Accepted by .....  
Chairman, Departmental Committee on Graduate Students

A STUDY OF FACTORS LIMITING THE UTILITY OF A  
DIGITAL MEMORY SYSTEM WITH NONDESTRUCTIVE READOUT

by

Stanley W. Krohn

Thomas W. Robinson III

(Submitted to the Department of Naval Architecture and Marine Engineering on 23 May 1955, in partial fulfillment of the requirements for the degree of Naval Engineer.)

ABSTRACT

The problem of determining the feasibility of expanding the system designed by General Electronics Laboratories, Inc., into a large practical array involves so many aspects that require concentrated study that this investigation was confined to a study and static analysis of the core and diode matrix scheme.

The immediately obvious problem was diode back leakage current. Whenever large numbers of crystal diodes are connected in parallel, the summation of individual back leakage currents at critical points may cause trouble by destroying stored information in a core, or by sufficiently reducing the net magnetizing force on the selected core so that proper readout is not insured. In addition, leakage currents generate directly on the output winding an unwanted voltage that may indicate wrong information when a core is read out.

To determine the size limitation imposed by the foregoing conditions, the diode matrix was analytically reduced, and the magnitude of total leakage current was calculated as a function of matrix size and read current. The pulse responses of the core used in the model in the "clear", "1", and "0" remanent states were then obtained for currents in the range of interest. The core response data was then correlated with the matrix analysis to find out which condition was the limiting one. Interpretation of the data was made under the assumption that the memory core and diode characteristics were identical.

The results included:

- 1) Leakage current output voltage is a function only of total leakage in a  $x$  - plane and is of the same sign as the readout voltage.
- 2) The use of silicon point - contact diodes allows a much greater matrix size.
- 3) For small disturbances, the magnitude of the output voltage of the core is independent of the state or the direction of the disturbance.

A STUDY IN FACTORS AFFECTING THE GROWTH OF A  
SPECIAL KIND OF PLANT IN THE MOUNTAIN DISTRICTS

19

LONDON, 1910

BY

THE AUTHOR'S NAME AND ADDRESS, AND THE NAME AND ADDRESS OF THE PUBLISHER, AND THE PLACE AND DATE OF PUBLICATION.

CONTENTS

The problem of determining the growth of a plant in the mountain districts of the Himalayas is a complex one. It involves the study of the various factors which affect the growth of a plant, such as the soil, the climate, the light, the water, and the air. The present study is an attempt to determine the relative importance of these factors in the growth of a special kind of plant in the mountain districts of the Himalayas.

The present study is an attempt to determine the relative importance of these factors in the growth of a special kind of plant in the mountain districts of the Himalayas. It is a study in the growth of a special kind of plant in the mountain districts of the Himalayas. The present study is an attempt to determine the relative importance of these factors in the growth of a special kind of plant in the mountain districts of the Himalayas.

To determine the relative importance of these factors in the growth of a special kind of plant in the mountain districts of the Himalayas, the following factors were studied: the soil, the climate, the light, the water, and the air. The present study is an attempt to determine the relative importance of these factors in the growth of a special kind of plant in the mountain districts of the Himalayas.

- The results are as follows:
- 1) The growth of the plant is affected by the soil, the climate, the light, the water, and the air.
  - 2) The soil is the most important factor in the growth of the plant.
  - 3) The climate is the next most important factor in the growth of the plant.
  - 4) The light is the next most important factor in the growth of the plant.
  - 5) The water is the next most important factor in the growth of the plant.
  - 6) The air is the next most important factor in the growth of the plant.

The conclusions and recommendations included:

- 1) Leakage current output voltage is the factor that limits matrix size.
- 2) Good reliable operation may be obtained from a 32 x 32 size z - plane matrix.
- 3) The operation of a 64 x 64 size z - plane matrix would be marginal at best.
- 4) The existing device may not be operating under optimum conditions. At the read current value of 100 ma. used, the cores do not give the maximum difference between "1" and "0" readout voltages.
- 5) The use of clipping instead of reference core comparison technique, or the use of a reference core different from the memory core will greatly increase the limit to which the matrix may be extended.
- 6) A complete dynamic analysis should be made to determine if a limit is imposed by diode shunt capacitance and core inductance.

Thesis Supervisor: Thomas F. Jones, Jr.

Title: Associate Professor of Electrical Engineering

- The following are the questions and answers:
- 1) The question is: "What is the difference between a  $10 \times 10$  matrix and a  $10 \times 1$  vector?"
  - 2) The answer is: "A  $10 \times 10$  matrix is a square matrix, while a  $10 \times 1$  vector is a column vector."
    - a) A  $10 \times 10$  matrix has 10 rows and 10 columns.
    - b) A  $10 \times 1$  vector has 10 rows and 1 column.
  - 3) The question is: "What is the difference between a  $10 \times 10$  matrix and a  $10 \times 10$  vector?"
  - 4) The answer is: "A  $10 \times 10$  matrix is a square matrix, while a  $10 \times 10$  vector is a square vector."
    - a) A  $10 \times 10$  matrix has 10 rows and 10 columns.
    - b) A  $10 \times 10$  vector has 10 rows and 10 columns.
  - 5) The question is: "What is the difference between a  $10 \times 10$  matrix and a  $10 \times 10$  vector?"
  - 6) The answer is: "A  $10 \times 10$  matrix is a square matrix, while a  $10 \times 10$  vector is a square vector."
    - a) A  $10 \times 10$  matrix has 10 rows and 10 columns.
    - b) A  $10 \times 10$  vector has 10 rows and 10 columns.

The following are the questions and answers:

- 1) The question is: "What is the difference between a  $10 \times 10$  matrix and a  $10 \times 10$  vector?"
- 2) The answer is: "A  $10 \times 10$  matrix is a square matrix, while a  $10 \times 10$  vector is a square vector."
  - a) A  $10 \times 10$  matrix has 10 rows and 10 columns.
  - b) A  $10 \times 10$  vector has 10 rows and 10 columns.
- 3) The question is: "What is the difference between a  $10 \times 10$  matrix and a  $10 \times 10$  vector?"
- 4) The answer is: "A  $10 \times 10$  matrix is a square matrix, while a  $10 \times 10$  vector is a square vector."
  - a) A  $10 \times 10$  matrix has 10 rows and 10 columns.
  - b) A  $10 \times 10$  vector has 10 rows and 10 columns.
- 5) The question is: "What is the difference between a  $10 \times 10$  matrix and a  $10 \times 10$  vector?"
- 6) The answer is: "A  $10 \times 10$  matrix is a square matrix, while a  $10 \times 10$  vector is a square vector."
  - a) A  $10 \times 10$  matrix has 10 rows and 10 columns.
  - b) A  $10 \times 10$  vector has 10 rows and 10 columns.

## ACKNOWLEDGMENTS

In bringing this project to a close, it is with pleasure that we express our gratitude to those people who have contributed to the work involved. We are especially grateful to Professor Thomas F. Jones, Jr. for providing the stimulus which initiated this investigation. As thesis supervisor, he was helpful in more ways than can be told here.

We are also indebted to Mr. Bernard Widrow for his technical advice and assistance. His encouragement and foresight were instrumental in helping us to surmount many of the difficult, technical aspects which faced us.

Thanks are due Mr. William Hogan of Sylvania, Inc., Mr. Kenneth Perkins of General Electronics Laboratories, Inc., and to Miss Edith Repshis for her able secretarial assistance.

APPENDIX I

In carrying out the project in a most efficient manner, it was necessary for us to express our gratitude to those people who have assisted in the work. We are especially grateful to Professor Thomas J. Lewis for providing the statistical data which made this investigation possible. He was helpful in many ways that can be well appreciated.

We are also indebted to Mr. Raymond W. Brown for his kind and efficient assistance. His encouragement and helpful suggestions were of great value in carrying out the project. His assistance was most appreciated.

Thanks are also due to Mr. William H. Brown for his kind and efficient assistance in carrying out the project. His assistance was most appreciated.

## TABLE OF CONTENTS

	<u>Title</u>	<u>Page</u>
	Abstract	
	Acknowledgments	
I	Introduction. . . . .	1
II	Procedure. . . . .	5
III	Results. . . . .	6
IV	Discussion of Results . . . . .	7
V	Conclusions. . . . .	15
VI	Recommendations . . . . .	16
VII	Appendix. . . . .	17
	A. Details of Procedure . . . . .	18
	B. Summary of Data and Calculations . . . . .	24
	C. Sample Calculations . . . . .	25
	D. Supplemental Discussion. . . . .	27
	E. Original Data. . . . .	29
	F. Bibliography . . . . .	30



TABLE OF CONTENTS

1943

		PAGE
	Abstract	1
	Introduction	1
I	Introduction	1
II	Theory	1
III	Results	1
IV	Discussion of Results	1
V	Conclusions	1
VI	References	1
VII	Appendix	1
	A. Details of Procedure	1
	B. Accuracy of Data and Calculations	1
	C. Sample Calculations	1
	D. Equipment Diagram	1
	E. Original Data	1
	F. Bibliography	1

## INTRODUCTION

The basis of the nondestructive readout method developed by General Electronics Labs. Inc., and tested in a sixteen word bread-board model is minor loop permeability. Boxorth (1) shows how minor loop permeability varies for different remanent states. For a stable remanent state near the maximum negative remanent state, the ratio of minor loop permeability to the permeability at the undisturbed zero (maximum positive remanent) state is approximately 2 to 1.

In Fig. 1, stable remanent state "A" is defined as a "1". Normally, maximum negative remanence is given this designation, but in order to proceed logically from the work already done on this method, the notations previously established will be continued. If a core in state "1" is pulsed positively to  $H'$ , the magnitude of the output doublet voltage which appears across secondary windings will be approximately twice the voltage that would appear if the core were in the "0" state. Since state "1" is stable, a readout pulse of magnitude  $H'$  may be applied an infinite number of times without destroying the state, and the intelligence stored by the core may be determined by the secondary voltage magnitude. The advantages of this nondestructive readout system over the presently used read - rewrite system of coincident currents is felt not to be a part of the objectives of this investigation.

Two practical ways of differentiating between the "1" and "0" read voltages are clipping and reference core comparison. In the first,

METHODS

The basis of the investigation was a method developed by

Donald Stenback (1961, 1962) and based on a similar work by

James Miller in which he presented a method for

measuring the effectiveness of the various methods used.

The method used in this study was a modification of the

method of Miller (1961) and was based on the following

steps: (1) The subject is given a list of words

to read and is asked to read them as fast as possible.

Then, the subject is given a list of words to read

and is asked to read them as fast as possible.

After the subject has read the words, the experimenter

asks the subject to read the words again as fast as possible.

The time taken to read the words is recorded and the

subject is given a list of words to read again as fast as possible.

The time taken to read the words is recorded and the

subject is given a list of words to read again as fast as possible.

The time taken to read the words is recorded and the

subject is given a list of words to read again as fast as possible.

The time taken to read the words is recorded and the

subject is given a list of words to read again as fast as possible.

investigation.

Two practical ways of determining the effect of

each method are copying and reverse copy comparison. In the first




FIGURE I  
D.C.  
HYSTERESIS LOOP




FIGURE II  
SPACIAL CONFIGURATION  
OF THE CORE MATRIX  
SHOWING WORD  $(x_3, y_1)$



the maximum "0" output voltage would be determined, and circuits would be designed to exclude all signals below that level. In this manner, the output from a stored one would yield a signal but the output from a stored zero would not.

The second method compares the output of the memory core with that of a reference core which is always in the zero state. The cores are pulsed identically and simultaneously, and the outputs are fed to a difference amplifier. If the memory core holds a zero, the comparison with the reference core in the difference amplifier will theoretically yield no output, whereas if it holds a one, there will be an output. General Electronics Labs. chose this method in constructing their working model.

To show how a memory matrix may operate on this principle of nondestructive readout, a 4 by 4 by 4 matrix will be used as an illustration. Fig. III is the circuit diagram of the memory. Included on this figure are wiring diagrams for both the reference and memory elements. Fig. II shows the spatial configuration of the matrix.

The matrix capacity is sixteen words of four binary digits per word. The four cores with the same (x, y) coordinates in all four z - planes make up one word. The X and Y drivers work in pairs, so that the selection of drivers  $X_n$  and  $Y_m$  pulses the word  $(x_n, y_m)$ . Each word has a reference core associated with it, and each core has a forward and back diode associated with it.

Pulsing a word through the "clear" circuit sends a 100 ma. pulse through twenty turns on each core in the word, and drives them all into

The maximum "Y" output voltage would be determined, and checked

would be designed to include all signals before this level. In this

instance, the output from a sensor can provide a signal for the out-

put from a sensor which is

The second method compares the output of the sensor with

with that of a reference curve which is always in the same sense. The

curve can be used to identify and characterize, and the output can

be in a different condition. If the necessary curve holds a zero, the

comparison with the reference curve in the distance amplifier will

theoretically yield an output, whereas if it holds a non-zero, there will be an

output. General characteristics like these can be used in controlling

these control systems.

To show how a control system may operate in this technique of

characteristic transfer, a 4 by 4 by 4 matrix will be used as an illustr-

tion. Fig. III in the circuit diagram of the necessary. Included on this

figure are other diagrams for both the reference and necessary elements.

Fig. II shows the spatial condition of the matrix.

The matrix capacity is shown in terms of four binary digits per

word. The first curve with the term (X, Y) constant is an

a - plane curve of the curve. The X and Y drivers work in pairs, so

that the selection of drivers X<sub>1</sub> and Y<sub>1</sub> makes the word (X<sub>1</sub>, Y<sub>1</sub>).

Each word has a reference curve associated with it, and each curve has a

forward and back these associated with it.

Turning a word through the "clear" circuit leads a 100 ms. delay

through twenty turns on each core in the word, and drives them all low




FIGURE III - CIRCUIT DIAGRAM OF REGISTER FOR STORAGE OF 16 4-BIT WORDS





the maximum negative remanent state. At the same time, reversed current connections on the reference core associated with the word drives it into the "0" or positive remanent state. The clear condition, then, is all memory cores in the maximum negative remanent state and the reference core in the "0" state.

To write a "0" into a memory core, the appropriate X, Y, and Z drivers are energized. The X and Y drivers in combination, and the Z driver, each supply 100 ma. through ten turns and switch the designated core into the "0" state. All other cores in the  $x$  - plane and all other cores in the word are disturbed from the clear state into the stable "1" state by a magnetizing force of one ampere - turn, since the Z driver selects an entire plane and the X and Y drivers select a whole word. The reference core state is not disturbed because the write - zero pulse is in the positive direction, i. e., in such a direction as to drive it further into the "0" state.

Writing a "1" into a core merely requires that the core be disturbed by 100 ma. through ten turns. Ones are written into whole words at once by selection of appropriate X and Y drivers.

Similarly, in reading out, an entire word is read out at once. Each  $x$  - plane has its own output winding which threads all cores in that plane. A selected combination of X and Y drivers pulses a word and its reference core with one ampere - turn. This amplitude read pulse will not disturb cores from their stable states. One core in each  $x$  - plane is therefore energized, and the output of each  $x$  - plane is

the maximum negative moment state. At the same time, reversed  
current connections on the conductors are associated with the word  
driver is into the "0" or positive moment state. The clear condition  
that, in all memory cases in the maximum negative moment state  
and the reference case in the "0" state.

To write a "0" into a memory case, the apparatus X, Y, and  
Z drivers are energized. The X and Y drivers in combination, and the  
Z driver, each supply 100 ma. through the turns and within the magnetic  
field core into the "0" state. All other cores in the a - b plane are all  
other cores in the word are disturbed from the clear state into the  
state "1" state by a magnetizing force of one ampere - turn, since  
the Z driver selects an entire plane and the X and Y drivers select a  
whole word. The reference core state is not disturbed because the  
write - core pulse is in the positive direction, i.e., in such a direction  
as to drive it further into the "0" state.

Writing a "1" into a core merely requires that the core be dis-  
turbed by 100 ma. through the turns. Cores are written into state words  
at once by selection of apparatus X and Y drivers.

Similarly, in reading an, an entire word is read out at once.  
Each a - b plane has its own output winding which outputs all cores in  
that plane. A selected combination of X and Y drivers places a word  
and its reference core with one ampere - turn. This magnetic field  
pulse will not disturb cores from their stable states. One core in each  
a - b plane is therefore energized, and the output of each a - b plane is

compared, in a difference amplifier, with the voltage output of the "0" state reference core of the selected word. This readout process may be repeated an infinite number of times without destroying the intelligence on the cores. Reading out and writing ones are identical operations insofar as the drivers are concerned.

For further information concerning the actual circuits and operation of the breadboard model constructed by General Electronics Labs. Inc., see (2).

### The Diode Matrix

Fig. III shows that paralleling the core matrix is a diode matrix, the purpose of which is disassociation of the "clear" and "read - write" circuits. Since the diodes are not perfect, some leakage occurs. As the matrix is expanded in size, more back paths through the diodes are put in parallel, increasing the total leakage current. These individual back leakage currents may combine at points in the matrix. If the combined leakage current is sufficiently large, it may cause trouble in three ways. It may disturb the remanent state of a core. It may generate an unwanted voltage directly on the output winding that causes the indication of wrong information. Finally, it may reduce the net magnetizing force on the selected core sufficiently so that its "1" voltage output when readout cannot be differentiated from the "0" output of the reference core.

compared, in a different condition, with the original subject of the 70  
this difference was at the subject's end. This finding cannot be  
be expected in future studies of lower ability subjects because the study  
group in the case. Finding out why nothing was the identical group  
those studies in the future are concerned.

The present investigation concerning the effect of the  
operation of the present model constructed by *Journal of Experimental Psychology*  
Table 1, p. 11.

The Study Method

Fig. 1 shows that describing the data source is a basic task  
the purpose of which is to determine the "what", "how", and "where" of  
events. Since the data are not given, some further details of  
the study is reported in this section. Some of the data are  
not to be used, but the data are used for the study. These individuals  
back together to form a complete set of data. In the case  
of the data source is relatively large, it may cause trouble in  
three ways. It may cause the amount of data to be too large  
in amount which directly in the future which may cause the future  
that of wrong information. Finally, it may cause the set of data  
data to be attached to the data source as that the 70 subjects which were  
cannot cause the data source to be the 70 subjects of the data source.  
and the data source to be the 70 subjects of the data source.  
and the data source to be the 70 subjects of the data source.  
and the data source to be the 70 subjects of the data source.

## PROCEDURE

The diode matrix in Fig. III was redrawn in three dimensions without the cores as shown in Fig. IV-A. When the assumption is made that all diodes are identical, it is possible to reduce the three dimensional matrix of Fig. IV-A to the simple parallel circuit of Fig. V-A. Use of this circuit in conjunction with forward and reverse low voltage characteristic curves for the 1N56A (the diode employed by the system under consideration) permitted the calculation of leakage current versus read current for various values of matrix size.

The voltages on core output windings for low ampere - turn inputs were obtained in the laboratory. A continuous spectrum of this leakage voltage was obtained for the three different states in which the core could be, the clear state, the "1" state, and the "0" state.

The matrix leakage paths were analyzed to determine the locations of the "critical" points where all or many of the individual leakage currents combined.

The laboratory data was correlated with the diode matrix analysis and the leakage path analysis to estimate to what approximate size the matrix could be extended before one of the three troubles previously mentioned blocked a further increase in size.

RESULTS

The data consist of 176. In one instance in three dimensions  
without the usual as shown in Fig. IV-A. When the arrangement is  
made the anisotropy is eliminated. It is possible to reduce the three  
dimensional nature of Fig. IV-A to the simple parallel circuit of  
Fig. 7-A. Use of this circuit in conjunction with forward and reverse  
low voltage characteristic curves for the 176A. The data supplied by  
the system under consideration presented the relationship of bridge  
current versus load current for various values of source size.  
The voltage on each bridge branch for low source - term  
values were obtained in the laboratory. A constant resistance of  
the bridge voltage was obtained for the three different sizes of source.  
The one would be the clear case, the "I" case, and the "W" case.  
The bridge bridge were required to determine the load  
size of the "original" bridge shown as in many of the individual bridge  
current curves.

The laboratory data was determined with the bridge circuit  
analysis and the bridge was analyzed to determine its own impedance  
and the bridge could be considered before use of the three bridges  
previously mentioned finding a further increase in size.

FIGURE IV A  
THREE DIMENSIONAL  
VIEW OF DIODE MATRIX




FIGURE IV B  
LEAKAGE CURRENTS  
SELECTED WORD  $X_1 Y_1$








FIGURE 5A  
REDUCED DIODE MATRIX





FIGURE 5B  
REDUCED DIODE MATRIX  
WITH CORE WINDINGS  
AND DIRECTION





## RESULTS

1) For small ampere - turn magnetizing forces, the magnitude of the voltage output of the core is independent of the state of the core or the direction of the magnetizing force. Fig. VI shows the voltage output curves for a core in the "1", "0", and "clear" states when pulsed positively. The curves are identical up to a value of about .2 ampere - turns.

2) Leakage current output voltage is a function only of total leakage current in a z - plane.

3) Leakage current output voltage is of the sense to add to the "1" and "0" output in the z - plane output winding.

4) Leakage current output voltage is independent of the "z" direction of expansion.

5) Total leakage current increases with an increase in read current or matrix sizes. See Figs. VII and VIII-A.

6) A selection magnetizing-force current of 1.1 ampere - turns yields a higher "1" to "0" output ratio than 1.0 ampere - turns used in the system. The plot of the output curves for these two remanent states is shown on Fig. VI. Increasing the read current to some higher value will ease the problem of differentiating between the "1" and "0" outputs.

7) Fig. VII shows one curve for silicon diode, Transitron type S-5. The leakage currents computed for a 256 x 256 size matrix using these diodes are less than those in a 50 x 50 size using the 1N56A.

RESULTS

1) For small angles - less than 10 degrees, the output  
of the voltage output of the core is independent of the side of the  
core in the direction of the magnetizing force. Fig. VI shows the  
voltage output curves for a core in the "I", "O", and "clear" states  
which are identical. The curves are identical up to a value of  
about 1.5 amperes - turns.

2) Leakage current output voltage is a function only of total  
leakage current in a - plane.  
3) Leakage current output voltage is in the same ratio to the  
"I" and "O" output in the a - plane output winding.


4) Leakage current output voltage is independent of the "a"  
direction of expansion.

5) Total leakage current decreases with an increase in total  
current on matrix steel. See Figs. VII and VIII-A.

6) A selection magnetizing-force current of 1.1 amperes - turns  
yields a higher "I" to "O" output ratio than 1.0 amperes - turns used in  
the system. The plot of the output curves for these two currents states  
is shown on Fig. VI. Increasing the total current to more than 1.1 amperes  
will cause the problem of differentiating between the "I" and "O" outputs.  
7) Fig. VII shows one curve for silicon steel. Transformer type

2-A. The leakage currents computed for a 550 x 150 steel matrix using  
these values are less than those in a 50 steel using the 1500A.

FIGURE VI  
LEAKAGE CURRENT OUTPUT VOLTAGE  
AS A FUNCTION OF MATRIX SIZE  
( $I_1 = 100 \cdot 10^{-3}$ )












FIGURE VIII

CURVES OF RATIO OF LEAKAGE  
CURRENT TO TOTAL CURRENT  
VERSUS MATRIX DIMENSION  
FOR TWO READ CURRENT VALUES







FIGURE VIII A  
LEAKAGE CURRENT VS  
READ CURRENT FOR  
TWO VALUES OF N





## DISCUSSION OF RESULTS

### Matrix Analysis of Leakage Paths

The exact locations of anticipated trouble conditions were established in general terms by analysis of the leakage paths shown in Fig. IV-B.

If the word at  $(x_1, y_1)$  was selected to be read, all cores in every  $x$  - position on the  $y_1$  line, except the selected core, could have its remanent state sufficiently disturbed so that the output voltage would indicate a "1" when a "0" was actually stored. This is seen by observing that the magnitudes of the leakage currents through the "clear" and "read" windings of cores in positions  $(x_2, 3 \dots n, y_1)$  are approximately equal. The "clear" winding has twice as many turns as the read winding. Therefore, the net effective magnetizing force on the core is from the leakage current in the "clear" winding which tends to disturb the cores toward the negative remanent or "clear" state. If the core is disturbed sufficiently (not necessarily all or even most of the way to the "1" state) its output voltage when read at a later date could be large enough to indicate a "1".

It is also seen that the same magnitude of leakage current in the above "clear" windings also flows in the "clear" winding of the selected core. If this leakage current is sufficiently large, it may reduce the net read magnetizing force to such a value that a "1" output voltage is reduced so that it may not be differentiated from the "0" voltage of the reference core.

DISCUSSION OF RESULTS

Metric Analysis of Leakage Paths

The exact locations of anticipated trouble conditions were established in general terms by analysis of the leakage paths shown in Fig. IV-2.

If the word at (x, y) was selected to be read, all cores in

every x - position on the y line, except the selected core, would have its remnant state sufficiently disturbed so that the output voltage would indicate a "1" when a "0" was actually stored. This is seen by observing that the magnitude of the leakage current through the

"clear" and "word" windings of cores in positions  $(x_2, x_1, \dots, x_1)$  are approximately equal. The "clear" winding has twice as many turns as the read winding. Therefore, the net effective magnetizing force on the core is from the leakage current in the "clear" winding which tends to disturb the cores toward the negative remnant or "clear"

state. If the core is disturbed sufficiently (not necessarily all or even most of the way to the "1" state) its output voltage when read as a later date could be large enough to indicate a "1".

It is also seen that the more magnitude of leakage current in

the above "clear" windings also flows in the "clear" winding of the selected core. If this leakage current is sufficiently large, it may reduce the net read magnetizing force to such a value that a "1" output voltage is indicated so that it may not be differentiated from the "0" voltage of the reference core.

However, if these leakage currents are traced back through their paths, it is established that the sum of both the "clear" and "read" leakage currents at  $(x_2, 3 \dots n, y_1)$  flows through read windings at core positions  $(x_1, y_2, 3 \dots n)$ . The effect of these currents is to generate an unwanted positive voltage on the output winding. If the selected core stores a "0", this leakage current voltage adds to the "0" output voltage from the z - plane and the sum may be sufficiently larger than the reference core "0" voltage to indicate a "1". It is very important to note that this leakage current voltage also adds to a "1" output voltage of the z - plane.

Let  $I_1$  equal the read current,  $I_2$  equal total leakage current,  $I_c$  equal leakage current in "clear" winding of the selected core, and  $n$  equal linear dimension of matrix size.

Then for  $n = 75$  (75 x 75 matrix), at  $I_1 = 100$  ma.,  $I_2 = 33$  ma. The maximum leakage current in the "clear" winding of the selected

core is  $\frac{I_2}{2n-1} = \frac{33}{149} = .2215$  ma. The ratio of  $\frac{I_1}{I_c} = \frac{100}{.2215} = 452$ .

For  $\frac{I_1}{I_c} = 100$ , the ratio of;  $\frac{\text{net magnetizing force on the core}}{\text{magnetizing force from } I_1 \text{ alone}}$  is .98 ( $I_c$  flows through twice as many turns). Since the read  $H = 1$  amp.-turn, the net  $H$  on the selected core equals .98 amp.-turns. This reduces the magnitude of the "1" output voltage by only  $\frac{1}{200}$  of a volt or 5 mv. (from Fig. IX-B). Since the ratio,  $\frac{I_1}{I_c}$  for  $n = 75$  is more than four times 100, the ratio of magnetizing forces is even closer to



However, if these leakage currents are turned back through

their paths, it is established that the sum of both the "clear" and

"leakage" currents is  $(I_1 + I_2 + \dots + I_n)$ . Given through each winding

at core positions  $(N_1, N_2, \dots, N_n)$ . The effect of these currents is to

generate an opposing primary voltage on the output winding. In the

selected case where  $n = 1$ , this leakage current voltage adds to the "U"

output voltage from the  $n = 1$  place and the sum may be relatively

larger than the reference core "U" voltage in fact,  $n = 1$ . It is very

important to note that this leakage current voltage also adds to a "U"

output voltage of the  $n = 1$  place.

Let  $I_1$  equal the total current,  $I_1$  equal total leakage current,

$I_2$  equal leakage current in "clear" winding of the selected core, and

$n$  equal number of windings of other cores.

Then for  $n = 1$  to  $n = 10$  (75 x 75 winding), at  $I_1 = 100$  ma.,  $I_2 = 21$  ma.

The maximum leakage current in the "leak" winding of the selected

$$\text{core is } \frac{1}{2} \frac{I_1}{I_2} = \frac{1}{2} \frac{100}{21} = 2.38 \text{ ma. The ratio of } \frac{I_1}{I_2} = \frac{100}{21} = 4.76$$

$$\text{For } \frac{1}{2} \frac{I_1}{I_2} = 100, \text{ the ratio of } \frac{I_1}{I_2} = 200, \text{ the ratio of } \frac{I_1}{I_2} = 200$$

.98 (1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) (18) (19) (20)

from, the net  $K$  of the selected core varies. It may be shown that

because the magnitude of the "U" output voltage is only  $\frac{1}{200}$  of a volt

or 5 mv. (from Fig. 11-B). Since the ratio  $\frac{I_1}{I_2}$  for  $n = 1$  is some

thing like 100, the ratio of opposing forces is even closer to

FIGURE IX A  
 BLOCK DIAGRAM OF TEST  
 EQUIPMENT FOR DETERMINING  
 SMALL NOISE VOLTAGES  
 CORE






FIGURE IX B  
 SINGLE TURN OUTPUT  
 OF MEMORY CORE FOR  
 DIFFERENT CORE STATES  
 USING POSITIVE PULSES







Test Equipment Set-Up for determining small ~~signal~~ voltages from memory cores.



1.0. A matrix of  $n = 75$  is already past what is considered marginal operation by reason of leakage output voltage. (See Correlation of Core Data with Matrix Analysis). Therefore, it is determined that this situation need not be a consideration in expanding the presently existing system, since its size is already limited by another effect of leakage current.

The leakage current through "clear" windings may destroy information if large enough. Let  $I_2 = 33$  ma. ( $n = 75$ ,  $I_1 = 100$  ma.). The H applied to the cores at  $(x_2, 3 \dots n, y_1)$  from the leakage current in the read winding is:  $\frac{I_2}{2n-1}$  (10 turns). From the clear winding:

$$\frac{I_2}{2n-1} \text{ (-20 turns).}$$

The net H is the sum of the above:

$$\text{Net H} = \frac{I_2}{2n-1} (10 - 20) = -2.215 \text{ ma. turns.}$$

This is much too small to disturb the remanent state sufficiently to increase the output voltage of a core when read out at a later date. Again matrix size is already limited by another effect of leakage current.

### Matrix Analysis of Diodes

Total leakage current was found to be a function of  $I_1$  the selection current,  $n$  the linear dimension of matrix size, and the characteristics of the particular diodes used. Forward and reverse low voltage characteristics of the Sylvania 1N56A, the diode used in the system under consideration, obtained from the manufacturer

1.0. A matrix of  $n = 72$  is already given in considered analysis  
 operation by reason of leakage output voltage. (See Correlation of  
 Core Data with Matrix Analysis). Therefore, it is determined that  
 this situation need not be a consideration in regarding the presently  
 existing system, since its size is already limited by another effect of  
 leakage current.

The leakage current through 'clear' windings may be given

information in large enough. Let  $I_2 = 22$  ma. ( $n = 72$ ,  $I_1 = 100$  ma.).

The H applied to the core is ( $I_1, I_2, \dots, I_n$ ) from the leakage current

in the wind winding is:  $\frac{I_1}{2n-1}$  (10 turns). From the clear winding:

$$\frac{I_2}{2n-1} \text{ (-50 turns).}$$

The net H is the sum of the above:

$$\text{Net H} = \frac{I_1}{2n-1} (10 - 20) = -1.218 \text{ ma. turns.}$$

This is much too small to disturb the permanent state substantially.

to increase the output voltage of a core when read out at a later date.

Again matrix size is already limited by another effect of leakage

current.

### Matrix Analysis of Decoder

Total leakage current was found to be a function of  $I_1$ , the  
 selection current, in the sense of direction of matrix size, and the  
 characteristics of the particular decoder used. Forward and reverse  
 low voltage characteristics of the system (MOR), the decoder used in  
 the system under consideration, obtained from the manufacturer:

(Figs. X and XI) permitted the calculation of the magnitude of total leakage current for any matrix size and given value of  $I_1$ . These results are plotted in several different forms in Figs. VII, VIII, and VIII-A. The curves show both the manner in which total leakage current increases with matrix size and magnitude of read current, as well as the relative/absolute magnitudes of total leakage current. A significant system improvement was noted over the germanium diodes with the use of a silicon diode, Transitron type S-5. It was necessary to increase the matrix size to  $256 \times 256$  in order to obtain leakage current magnitudes to permit plotting on the same scale of Fig. VII.

#### Memory Core Characteristics

Theoretically, core output voltages should depend on the remanent position of the core on its hysteresis loop, being proportional to the incremental permeability at each remanent position. When output data was taken for the three possible remanent states of the cores as used in this system, it was found that the curves of output voltage versus magnetizing force were coincident up to a magnetizing force of about .2 amp. -turns. It is felt that the reason for this lay in the accuracy limitations of the test equipment rather than the actual core characteristics being identical for all three remanent states. In the measurement of the extremely small output voltages from the small magnetizing forces which would result from the magnitudes of leakage currents found in the diode analysis, differences in



(Fig. 2 and 3) permits the calculation of the magnitude of total

leakage current for any matrix size and given value of  $I_1$ . These

results are plotted in several different forms in Figs. VII, VIII, and

VIII-1. The curves show both the manner in which total leakage

current increases with matrix size and magnitude of total current, as

well as the relative specific magnitudes of total leakage current. A

algorithm system improvement was noted over the previous model

with the use of a silicon diode, Transistor type 2-2. It was necessary

to increase the matrix size to  $256 \times 256$  in order to obtain leakage

current magnitudes to permit plotting on the same scale of Fig. VII.

Accuracy of Measurements

Theoretically, core output voltages should depend on the

terminal position of the core on its cylindrical loop, being propor-

tional to the horizontal permeability at each terminal position.

When output data was taken for the three possible terminal positions of

the core as used in this system, it was found that the curves of out-

put voltage versus core position were coincident up to a magni-

tude five or about 2 amp.-turns. It is felt that the reason for this

lay in the accuracy limitations of the test equipment rather than the


actual core characteristics being identical for all three terminal

stations. In the measurement of the extremely small output voltages

from the small magnetizing forces which would result from the magni-

tude of leakage currents found in the above analysis, differences in

FIGURE X  
1N56A FORWARD DC  
LOW VOLTAGE CHARACTERISTICS  
REPLOTTED FROM  
SYLVANIA DATA








FIGURE XI  
1N56A REVERSE D.C.  
LOW VOLTAGE CHARACTERISTICS  
REPLOT FROM  
SYLVANIA DATA




FIGURE XII


COURTESY OF TRANSITRON ELECTRONIC CORPORATION

BONDED SILICON DIODE

TYPICAL REVERSE CHARACTERISTICS



TYPICAL FORWARD CHARACTERISTICS





output voltages between the core states were not measurable. Because of this, and since the output voltage curves appeared to be coincident near the origin, with a constant slope, the assumption was made that any actual differences of output voltage for the remanent states would be negligible up to a magnetizing force of .2 amp. - turns.

When the magnetizing force was increased to values near the region of operation, it was found that an appreciably higher "1" output was obtainable. The response of a "1" for a read current of 110 ma. was plotted on Fig. IX-B to illustrate this. Bozorth (1) shows how incremental permeability varies for different remanent states.

#### Correlation of Core Data with Matrix Analysis

Every core with leakage current in it will generate a voltage on an output winding. A general analysis of the matrix using established magnitudes of leakage current, core voltage output data, the equivalent circuit of Fig. V-B, and the number and direction of core windings, was made to determine a final magnitude of output voltage from leakage current. It was found that all the leakage voltages from cores associated with the two parallel branches cancelled, leaving as the only leakage output voltage that generated by the cores associated with the set of forward diodes in series with the parallel branches of Fig. V-B. These cores, in the case of a selected position of  $(x_1, y_1)$ , are at the  $(x_1, y_2, 3, \dots, n)$  positions previously mentioned. In general



output voltage between the core states were not comparable. Because of this, and since the output voltage curves appeared to be coincident near the origin, with a constant slope, the assumption was made that any actual differences of output voltage for the same core state would be negligible up to a magnetizing force of 5 ampere-turns.

When the magnetizing force was increased to values near the region of operation, it was found that an appreciably higher "1" sub-potential was obtainable. The response of a "1" for a read current of 110 ma. was plotted on Fig. 11-3 in (b) and (c). Figure 11 (d) shows how fundamental permeability varies for different remanent states.

#### Correlation of Core Data with Matrix Analysis

Every core with leakage circuit in it will generate a voltage on an output winding. A general analysis of the matrix using tabulated magnitudes of leakage current, core voltage output data, the equivalent circuit of Fig. 11-3, and the number and direction of core windings, was made to determine a flux magnitude of output voltage from leakage current. It was found that all the leakage voltages from cores associated with the two parallel branches cancelled, leaving as the only leakage output voltage that generated by the cores associated with the set of forward nodes in series with the parallel branches of Fig. 11-3. These cores, in the case of a selected position of  $(\sigma, \gamma)$ , are at the  $(\sigma, \gamma, \dots, \gamma)$  positions previously mentioned. In general,

terms, for a selected position of  $(x_n, y_m)$  all cores on the  $x_n$  line, less the selected core, will generate output voltages from leakage currents.

The magnitudes of leakage output voltages for a series of leakage currents, which were identified with matrix sizes by holding  $I_1$  constant at 100 ma., were calculated and plotted against matrix size in Fig. VI. In addition "1", "0", and "1" - "0" voltage magnitude levels were drawn on the same figure.

As previously noted, the leakage current output voltage is added to both the "1" and "0" output voltage from the memory cores. However, the magnitude of the reference core "0" response is fixed. This means that if a "0" is to be read out of a memory core, leakage current output voltage may add a sufficient amount to the total output voltage to have the sensing amplifier indicate a "1" response. The matrix size  $64 \times 64$  was determined to be marginal by the following somewhat arbitrary reasoning.

This is the size where the "1" - "0" difference voltage is reduced by approximately one half, and it will be reduced even more by statistical variations in core and diode characteristics. Consistent detection of ones and zeros with very small difference voltages requires extremely careful engineering of sensing amplifiers with precision components. This is the major limitation when it is kept in mind that consistent, reliable detection is of paramount importance.

terms, for a selected position of  $(r_{in}, \gamma_{in})$  all cases on the line, less the selected case, will generate output voltages from leakage currents.

The magnitudes of leakage output voltages for a series of

leakage currents, which were identified with nearby areas by being 1) constant at 100 mA, were calculated and plotted against nearby size in Fig. VI. In addition "1", "0", and "1" - "0" voltage magnitudes were drawn on the same figure.

As previously noted, the leakage current output voltage is

added to both the "1" and "0" output voltage from the memory cover. However, the magnitude of the reference case "0" response is fixed. This means that if a "0" is to be read out of a memory cover, leakage current output voltage may add a significant amount to the total output voltage to have the resulting magnitude indicate a "1" response. The output size  $z$  of one determined to be maximal by the following constant arbitrary response.

This is the size where the "1" - "0" difference voltage is

reduced by approximately one half, and is why no reduced error was observed by statistical variation in case and code characteristics. Consistent detection of error and noise with very small differences voltage response extremely critical depending on reading magnitudes with precision components. This is the major limitation when it is left in mind from constant, reliable detection is of paramount importance.

### Noise Voltage Considerations

It should be noted that these leakage output voltages are predictable to the extent that the diode and core characteristics are identical. Random, unpredictable voltages, commonly known as "noise" voltages, will exist in this system and may ultimately limit the matrix size.

Several possible sources of noise voltage exist. A diode may change its characteristics after a period of operation and permit more leakage current in a leakage path. This means that there may be incomplete cancellation of the leakage voltages generated in the matrix positions other than cores on the selected  $x$  - line,  $y$  - positions. These are random because the effect could be any of the ones discussed previously, depending on the particular diode that is bad.

Cores will undoubtedly be individually tested (automatic or otherwise) to obtain as nearly uniform responses as possible. Nevertheless, small differences will exist simply because obtaining exactly identical cores in large numbers is a tremendously difficult problem. The differences in core responses will again result in incomplete leakage current output voltage cancellation, even if all diodes are exactly identical. As before, these uncancelled leakage output voltages are random and unpredictable.

There is always the possibility of spurious voltages being

Noise Voltage Consideration

It should be noted that these leakage noise voltages are predictable to the extent that the diode and core characteristics are identical. Random, unpredictable voltages, commonly known as "white" voltages, will exist in this system and may ultimately limit the matrix size.

Several possible sources of noise voltage exist. A diode may change its characteristics after a period of operation and provide more leakage current in a leakage path. This means that there may be incomplete cancellation of the leakage voltages generated in the matrix positions other than those on the selected  $x - \text{line}, y - \text{column}$ . These are random because the effect could be any of the ones discussed previously, depending on the particular diode that is used.

Cells will undoubtedly be individually tested (randomness or operation) in order to obtain as nearly uniform response as possible. Nevertheless, small differences will exist simply because detecting exactly identical cells is a very complex and time-consuming problem. The differences in core response will again occur in unpredictable leakage current output voltage cancellation even in all diodes are exactly identical. As before, these uncancelled leakage output voltages are random and unpredictable.

There is always the possibility of random voltage being

generated from air leakage flux, and other energy fields from external sources.

It is obvious that as matrix size increases, the opportunities for generation of noise voltages will increase. No quantitative estimates or predictions can be made except by measurements as larger and larger matrices are operated.

...and other energy fields from

energy sources

It is obvious that as matter also increases, the operations

for generation of some voltage will increase. No quantitative

estimates or predictions can be made except by measurements as

larger and larger matrices are needed.

...

...

...

...

...

...

...

...

...

...

...

...

...

...

...

## CONCLUSIONS

1) In the range of matrix sizes investigated, magnitudes of leakage current are too small to be the limiting effect by preventing proper readout of the selected core or destroying stored information. The present system, then, is limited in size by the leakage current output voltage which adds to the "0" readout to indicate a "1".

2) Expansion of the present system to a 32 by 32 matrix is feasible since at this matrix size, the leakage current output voltage is only 15 percent of the "1" - "0" output voltage difference. At 64 by 64, however, the percentage is more than 50 percent, and operation is marginal at best.

3) The system may not be operating at its optimum point, since 100 ma. read current does not yield the maximum "1" to "0" output ratio. For each value of matrix size, the read current value must be optimized to give the maximum "1" - "0" output voltage difference with minimum leakage current.



CONCLUSIONS

1) In the range of magnetic field investigated, magnetic field leakage currents are too small to be the limiting effect of processing proper records of the selected case or detecting stored information. The present system, then, is limited in size by the leakage current output voltage which adds to the "0" record to indicate a "1".

2) Expansion of the present system to a 32 by 32 matrix is feasible since at this matrix size, the leakage current output voltage is only 15 percent of the "1" - "0" output voltage difference. At 64 by 64, however, the percentage is more than 50 percent, and operation is marginal at best.

3) The system may not be operating at its optimum point, since 100 ma. read current does not yield the optimum "1" - "0" output ratio. For each value of matrix size, the read current value must be optimized to give the maximum "1" - "0" output voltage difference with minimum leakage current.

## RECOMMENDATIONS

1) In the existing system, there always will be a difference between the "0" readout voltage and the reference core output voltage. This difference is the leakage voltage. If a core larger than the memory core is used as reference, the voltage output of the reference will be larger and may be used to compensate for the leakage voltage. Overcompensation, or designing the reference output to lie between the "1" and "0" readout voltages, will ease the problem of subsequent amplification of the output difference.

2) The use of clipping to differentiate between the "1" and "0" output should also be thoroughly investigated.

3) The system should be operated at a point of maximum "1" to "0" output voltage difference, and input turns (read current magnitude) should be adjusted within practical limits for minimum leakage current.

4) The use of smaller memory cores may greatly reduce the problem of winding the cores by reducing the number of windings. This, however, may reduce the "1" to "0" output difference, thereby making differentiation between the two signals more difficult.

5) It is of the utmost importance that a dynamic analysis of the system be made. The further limitations imposed by stray capacitance, diode shunt capacitance, and other dynamic factors may be extreme.

6) The use of silicon point-contact diodes is highly recommended.

RECOMMENDATIONS

- 1) In the selected system there always will be a difference between the "0" output voltage and the reference core output voltage. This difference is the leakage voltage. In a core larger than the primary core to have an advantage, the voltage output of the reference will be larger and may be used to compensate for the leakage voltage. Overcompensation, or designing the reference output to be between the "1" and "0" output voltages, will ease the problem of subsequent equalization of the output elements.
- 2) The use of clipping in differential between the "1" and "0" output should also be thoroughly investigated.
- 3) The system should be operated at a point of maximum "1" to "0" output voltage difference, and fixed error level current margin (both) should be adjusted within practical limits for minimum leakage current.
- 4) The use of multiple primary cores may greatly reduce the problem of washing the cores by reducing the number of windings. This, however, may reduce the "1" to "0" output difference, thereby causing difficulties between the two signals some difficult.
- 5) It is of the utmost importance that a dynamic analysis of the system be made. The output limitations imposed by stray capacitance, diode time constants, and other dynamic factors may be extreme.
- 6) The use of silicon gate-coupled diodes is highly recommended.

APPENDIX

# APPENDIX

The first part of the appendix contains a list of the names of the persons who have been appointed to the various offices of the Government of the State of New York since the year 1784. The names are arranged in alphabetical order, and the year of their appointment is given in parentheses after each name. The list is divided into two columns, the names of the persons who have been appointed to the office of Governor being in the left column, and the names of the persons who have been appointed to the office of Lieutenant Governor being in the right column.

## APPENDIX

The second part of the appendix contains a list of the names of the persons who have been appointed to the various offices of the Government of the State of New York since the year 1784. The names are arranged in alphabetical order, and the year of their appointment is given in parentheses after each name. The list is divided into two columns, the names of the persons who have been appointed to the office of Governor being in the left column, and the names of the persons who have been appointed to the office of Lieutenant Governor being in the right column.

## APPENDIX A

DETAILS OF PROCEDUREAnalysis of the Diode Matrix

Fig. IV-A, the three dimensional view of the diode matrix, can be reduced to Fig. V-A or V-B. By showing that points "A" and "B" on Fig. V-B are always at the same potential, the points may be connected for the purposes of static analysis. This reduction is valid, if the assumption of identical diodes is made, because the ratio of the number of back diodes to forward diodes in each of the two parallel leakage paths of Fig. V-B is the same.

It is obvious that as the matrix size is increased, more diodes are paralleled, lowering the ratio of the leakage path resistance to the read path resistance. Consequently, as  $N$  is increased, for a fixed readout current, the leakage paths take more and more of the total driver current. One important feature of memory design is design of the drivers, which, besides supplying readout current, must supply the leakage current. An important parameter for driver design is the ratio of leakage current ( $I_2$ ) to readout current ( $I_1$ ) as a function of matrix size. This curve was obtained using Sylvania-supplied low voltage characteristics for the diode 1N56A (Figs. X and XI) in conjunction with Fig. V-A.

The method used is as follows:

1. Assume a value of  $N$ .

APPENDIX A

DETAILS OF PROCEDURE

Analysis of the Data

Fig. IV-4, the three-dimensional view of the body matrix

can be reduced to Fig. V-1. By knowing the points 'A' and

'B' on Fig. V-1 we know at the same instant, the points may be

connected for the purpose of static analysis. This reduction is

valid, as the assumption of identical bodies in matrix, because the

ratio of the number of back diodes to forward diodes in each of the

two parallel bridge units of Fig. V-2 is the same.

It is obvious that as the matrix size is increased, more diodes

are obtained, lowering the value of the bridge unit resistance to

the real value. Consequently, as it is increased, for a

fixed load current, the bridge unit loss goes down and more of the

total driver current. One important feature of memory design is

design of the driver, which handles varying load current, and

supplies the bridge current. An important parameter for driver design

is the ratio of bridge current  $I_b$  to load current  $I_L$  at a location

of matrix size. This curve was obtained using hybrid-coupled law

voltage characteristics for the diode bridge (Fig. X and XI) in con-

junction with Fig. T-4.

The method used is as follows:

1. Assume a value of  $I_L$ .

2. Assume a value of leakage current.
3. In each of the three diode sections of the leakage path, divide the current in accordance with the number of parallel diodes. The voltage drop across the section is then the voltage across one diode in that section.
4. Using Fig. X and Fig. XI, add up the voltage drops in the leakage path. This voltage sum is the drop across the read diode.
5.  $I_1$  is equal to (voltage drop across the read diode - .75)  $\times$  (58.5) ma. This equation represents the slope and intercept of the forward characteristic curve of the diode.  
Published curves do not extend to the region of interest and they had to be extrapolated, but the diodes are usually stable up to 300 ma. D.C. and probably much higher for low duty cycles.
6. Calculate the desired ratios and the value of leakage current.

### Leakage Current Voltage Analysis

As mentioned previously, all the cores in a  $z$  - plane are linked by the same output winding. When a word is read out, one core in that  $z$  - plane impresses on the output winding a voltage which is dependent upon the core state. Other cores in that  $z$  - plane, however, are pulsed by leakage currents, and they too impress a voltage



3. Assume a value of leakage current.
4. In each of the three diode sections of the leakage path, divide the current in accordance with the number of parallel diodes. The voltage drop across the section is then the voltage across one diode in that section.
5. Using  $V_{12}$ ,  $V_{13}$  and  $V_{14}$ , add up the voltage drops in the leakage path. This voltage sum is the drop across the read diode.
6. It is equal to (voltage drop across the read diode  $\times V_{12}) \times (V_{13})$  etc. This equation represents the slope and intercept of the forward characteristic curve of the diode. Included curves do not extend to the region of interest and they had to be extrapolated, but the diodes are generally stable up to 300 mV. D.C. and probably much higher for low duty cycles.
7. Calculate the desired ratios and the value of leakage current.

Leakage Current Voltage Analysis

As mentioned previously, all the curves in  $I_c - V_{12}$  are linear for the same reason. When a word is read out, the current is  $I_c$  plus leakage on the output diode which is dependent upon the core state. Other curves in  $I_c - V_{12}$  are linear, and they are defined by leakage currents, and they too represent a voltage

on the output winding. This leakage voltage appeared to be dependent upon the state of the core in the leakage circuit. The system under consideration allows the cores to be in any one of three states, "clear", "1", and "0" so that it became necessary to obtain in the laboratory the response of the core to small currents when the core was in all three states. Fig. IX-A shows a block diagram of the apparatus used.

#### A. The "0" State.

Driver #2 was disconnected. The output of driver #1 was raised sufficiently to put a test core in the "0" state, then was reduced to zero. The output was raised in small increments and for each increment, the core output voltage and the voltage across the metering resistor were recorded. Metering resistance voltage is proportional to the current pulsing the core, so that a spectrum of output voltage versus input current for a positively pulsed "0" was obtained. Ten windings were used on the input and twenty windings were used on the output. The input windings were then reversed and the same procedure followed to get the data for a negatively driven "clear".

#### B. The "1" State.

Driver #2 was disconnected after it was used to put the core in the "clear" state. Driver #1 output was raised to 100 ma.,

on the output winding. This leakage voltage appeared to be dependent upon the rate of the core in the leakage circuit. The system under consideration allows the core to be in any one of three states, "clear", "1" and "2" as that is because necessary to occur in the laboratory the response of the core to small currents when the core was in all three states. The core shows a hysteresis diagram in the system used.

A. The "0" state.

Driver 12 was disconnected. The output of driver 11 was raised sufficiently to put a test core in the "0" state. When was reduced to zero. The output was raised to small increments and the core inductance, the core output voltage and the voltage across the measuring resistor were recorded. Inductance voltage is proportional to the current passing the core, so that a spectrum of output voltage versus input current for a positively pulsed "0" was obtained. The windings were read on the input and twenty windings were read on the output. The input windings were then reversed and the same procedure followed to get the data for a negatively pulsed "clear".

B. The "1" state.

Driver 12 was disconnected after it was used to put the core in the "clear" state. Driver 11 output was raised to 100 ma.

and then reduced to zero. The core was now in the "1" state. Driver #1 output was raised in small increments to 100 ma. and data was taken in the same manner as previously. The output was then raised to 110 ma. and the process repeated for the stable remanent state resulting from a 110 ma. positive pulse. Fig. IX-B is a plot of the data obtained in the laboratory.

### Correlation of the Diode Matrix Analysis with Leakage Voltage Analysis

In analyzing the diode matrix, Fig. V-A was derived by connecting equipotential points "A" and "B" in Fig. V-B, with the ultimate goal of computing total leakage current as a function of N. In a leakage voltage analysis, the important criterion is the current in the individual diodes and their related cores, and it is not immediately obvious that the total leakage current in the matrix of Fig. V-A will produce the same effect. Consequently, the two leakage paths were kept separate, and Fig. V-B was used as a basis for this calculation.

In Fig. V-B, the number in brackets indicates the number of turns on the associated core through which the leakage current passes, and the sign indicates whether the output voltage tends to add or subtract from a read voltage. The resistances of the two leakage paths are in a ratio of N to (N-1). This is based on the assumption that for large matrices the currents in the two leakage branches and hence forward and back resistances in these branches are approximately equal.

and then reduced to zero. The core was now in the "T" state. However, the output was raised in small increments of 100 ma. and data was taken in the same manner as previously. The output was then raised to 150 ma. and the process repeated for the stable remanent state resulting from a 150 ma. post-dive pulse. Fig. 10-2 is a plot of the data obtained in the laboratory.

Correlation of the Diode Matrix Analysis with Leakage Voltage Analysis

In analyzing the diode matrix Fig. 7-A was derived by connecting experimental resistors A and B in Fig. 7-B with the inside goal of computing total leakage current as a function of M. In leakage voltage analysis, the important criterion is the current in individual diodes and their related cores, and it is not immediately obvious that the total leakage current in the matrix of Fig. 7-A will produce the same effect. Consequently, the two leakage paths were kept separate, and Fig. 7-B was used as a basis for the calculation. In Fig. 7-B, the number in brackets indicates the number of turns on the associated core through which the leakage current passes, and the sign indicates whether the output voltage tends to add or subtract from a total voltage. The resistances of the two leakage paths are in a ratio of 4 to 1. This is based on the assumption that the large resistances are connected in the two leakage branches and hence the wind and back resistances in these branches are approximately equal.

One important result of the core data is that for small disturbances the voltage output of the core may be assumed to be independent of the state (see Fig. IX-B). This greatly simplified the computation of leakage current output voltage as a function of matrix size.

The leakage voltage in one parallel section of diodes is equal to the product of:

1. The current in one diode in that section.
2. The number of turns on the core through which this small leakage current passes.
3. The slope of the leakage current output voltage curve in volts per ampere-turn.
4. The number of diodes in that section.

However, the product of one and four yields the total leakage current in that section. The leakage voltage, then, is independent of the number of diodes in each section, and is dependent only on the leakage current. This establishes the conclusion that there is complete cancellation of leakage voltage in each parallel branch of Fig. V-B, which leaves a net leakage voltage of  $I_2(N-1)(10)$ .

In computing the leakage voltage as a function of  $N$ , the following procedure was followed:

1.  $I_2$ , the leakage current at 100 ma. read current, was recorded for each  $N$  curve shown on Fig. VII.

The important result of the above is that for small

disturbances the voltage output of the coil may be assumed to be

independent of the rate (see Fig. 12-11). This greatly simplifies

the analysis of leakage current output voltage as a function of

matrix size.

The leakage voltage is now given by equation (12-11) as

is the product of

1. The current in one diode in the section.

2. The number of turns on the coil through which the current

leakage current passes.

3. The slope of the leakage current output voltage curve in

voltage per ampere-turn.

4. The number of diodes in the section.

However, the product of one and two yields the total leakage

current in this section. The leakage voltage, then, is independent of

the number of diodes in each section, and is dependent only on the

leakage current. This establishes the condition that there is con-

stant cancellation of leakage voltage in each parallel branch of Fig. 12-11.

which leaves a net leakage voltage of  $\frac{1}{2}(I_1 - I_2)(R)$ .

In computing the leakage voltage as a function of  $R$ , the following

procedures are followed:

1.  $I_1$  and  $I_2$  are leakage currents in the two wind sections, and

are assumed to vary as  $I_1 = I_2 = I_0 e^{-\alpha R}$ .

2. Leakage voltage equals  $I_2(10)(.0963)$  where .0963 is the slope of the leakage current output voltage curve at small ampere-turn driving forces.



A. Leakage voltage equals  $I_{L0} R_{L0}$  where  $V_{L0}$  is the

slope of the leakage current versus voltage curve at zero

current.

The leakage current  $I_{L0}$  is the current through the leakage

resistor  $R_{L0}$  at zero current.

The leakage current  $I_{L0}$  is the current through the leakage

resistor  $R_{L0}$ .

The leakage current  $I_{L0}$  is the current through the leakage

resistor  $R_{L0}$  at zero current.

The leakage current  $I_{L0}$  is the current through the leakage

resistor  $R_{L0}$  at zero current.

The leakage current  $I_{L0}$  is the current through the leakage

resistor  $R_{L0}$  at zero current.

The leakage current  $I_{L0}$  is the current through the leakage

resistor  $R_{L0}$  at zero current.

The leakage current  $I_{L0}$  is the current through the leakage

resistor  $R_{L0}$  at zero current.

The leakage current  $I_{L0}$  is the current through the leakage

resistor  $R_{L0}$  at zero current.

The leakage current  $I_{L0}$  is the current through the leakage

resistor  $R_{L0}$  at zero current.

The leakage current  $I_{L0}$  is the current through the leakage

resistor  $R_{L0}$  at zero current.

## APPENDIX B

SUMMARY OF DATA AND CALCULATIONS

Figure VII shows the result of the diode matrix analysis. In addition to indicating at what read current the ratio of leakage current to read current is a minimum for a given value of  $N$ , it indicates the upward trend in the ratio as matrix size is increased. The silicon diode curve also clearly illustrates the advantages to be gained by its use.

To bring out trends more clearly, Figs. VIII and VIII-A were drawn from computed data. Fig. VIII shows what portion of the total driver current is taken by the leakage paths, and Fig. VIII-A shows how total leakage current increases with both matrix size and read current.

Fig. IX-B presents the laboratory data of the response of the core to small magnetizing forces. Two positions of the "1" state were used in order to investigate the possibility of improvement by choosing a better remanent point to store a "1".

Fig. VI shows the variation of leakage voltage with matrix size for a read current of 100 ma. Superimposed on this plot are the "1" and "0" output voltages for the system as it now operates.

APPENDIX B

COMPARISON OF DATA AND CALCULATIONS

Figure VII shows the result of the diode matrix analysis. In addition to indicating at what read current the ratio of leakage current to read current is a minimum for a given value of  $I_r$ , it indicates the upward trend in the ratio as matrix size is increased. The diode matrix also clearly illustrates the advantages to be gained by its use.

In being out trends more clearly, Figs. VII and VIII-A were drawn from computed data. Fig. VIII shows what portion of the total diode current is taken by the leakage matrix, and Fig. VIII-A shows how total leakage current increases with both matrix size and read current.

Fig. IX-B presents the laboratory data of the response of the core to small magnetizing current. Two positions of the  $I_r$  ratio were used in order to investigate the possibility of improvement by changing a better magnetic path to state A  $I_r$ .

Fig. IX shows the variation of leakage voltage with matrix size for a read current of 100 ma. Experimented on this line are the  $I_r$  and  $I_r$  output voltage for the system as it now operates.

APPENDIX C  
SAMPLE CALCULATIONS

Analysis of the Diode Matrix

TABLE I

$i_2$	$n$	$(n-1)$	$\frac{i_2}{(n-1)}$	$v_a$	$(2n-1)(n-1)$
60ma	100	99	606	.25 <sup>v</sup>	19700

$\frac{i_2}{(2n-1)(n-1)}$	$v_b$ (back)	$(2n-1)$	$\frac{i_2}{(2n-1)}$	$v_c$	$v$
3.1	2.5 <sup>v</sup>	199	300	.195 <sup>v</sup>	2.95 <sup>v</sup>

$I_1$	$I_T$	$I_2/I_T$	$I_2/I_1$
129ma	189ma	.318	.465

The values of  $v_a$  and  $v_c$  were obtained from Fig. X at points "A" and "C". The value of  $v_b$  was similarly obtained from Fig. XI at point B. The resultant point,  $I_2/I_1 = .465$  at  $I_1 = 129$  ma. for  $N = 100$ , is plotted on Fig. VII as point D. Values of  $I_2$  were chosen so as to cover the region between 100ma. and the minimum of the resultant curve.

APPENDIX I  
SOME CALCULATIONS

Analysis of the above tables

TABLE I

$(1 - m)(1 - \alpha)$	$v_1$	$\frac{1}{(1 - \alpha)}$	$(1 - \alpha)$	$\alpha$	$v_2$
0.8700	1.25	1.00	0.9	0.1	1.11
$(1 - m)(1 - \alpha)$	$v_1$	$\frac{1}{(1 - \alpha)}$	$(1 - \alpha)$	$\alpha$	$v_2$
0.8700	1.25	1.00	0.9	0.1	1.11
$\frac{1}{(1 - \alpha)(1 - m)}$	$v_1$	$\frac{1}{(1 - \alpha)}$	$(1 - \alpha)$	$\alpha$	$v_2$
1.15	1.25	1.00	0.9	0.1	1.11
$\frac{1}{1 - \alpha}$	$v_1$	$\frac{1}{1 - \alpha}$	$1 - \alpha$	$\alpha$	$v_2$
1.11	1.25	1.00	0.9	0.1	1.11

The values of  $v_1$  and  $v_2$  were obtained from Fig. 1 at points A, B and C. The value of  $v_1$  was similarly obtained from Fig. 2 at points D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z.

It should be noted that the values of  $v_1$  and  $v_2$  are not the same as those given in Table I, but are the values of  $v_1$  and  $v_2$  at the points A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z.

Close

Calculation of Leakage Voltage

1. For  $N = 75$  at  $I_1 = 100$  ma., from Fig. VII,  $I_2 = 33$  ma.
2. Leakage voltage =  $33 \times 10^{-3} (10)(.0963) = .0318$  volts.

This result is plotted on Fig. VI.

Calculation of Leakage Voltage

1. For  $N = 75$  at  $I_f = 100$  amp, from Fig. VII,  $I_f = 13$  ma.

2. Leakage voltage =  $13 \times 10^{-2} (10)(.676) = .0916$  volts.

This result is plotted on Fig. VI.

Winding	Turns	Current (ma)	Leakage Voltage (volts)
Primary	75	100	0.0916
Secondary	100	10	0.0916

Winding	Turns	Current (ma)	Leakage Voltage (volts)
Primary	75	100	0.0916
Secondary	100	10	0.0916

Winding	Turns	Current (ma)	Leakage Voltage (volts)
Primary	75	100	0.0916
Secondary	100	10	0.0916

The above data show that the leakage voltage is very small compared to the applied voltage. This is due to the fact that the leakage flux is very small compared to the main flux. The leakage voltage is therefore negligible in most cases.

## APPENDIX D

SUPPLEMENTAL DISCUSSION

Although all the previous work was predicated on an analysis of the static case, this by no means infers that the dynamic response of the system is of no importance. On the contrary, the dynamic case may impose even more stringent limitations on the expansion of the matrix, and before definite conclusions can be reached, this analysis should be carried out. Even without being mathematically rigorous, several general trends can be predicted.

Each leakage section in Fig. V-A can be replaced by an inductance in series with the parallel combination of a diode and a capacitance where :

1. The diode represents the resistance of all the parallel diodes in that section.
2. The capacitance represents the parallel combination of all diode shunt capacitance in that section.
3. The inductance represents the inductance of the cores through which the leakage current in that section passes.

The forward diode resistance and capacitance can be neglected, but the reverse diode resistance and capacitance is significant. Thus the entire leakage path can be represented by one inductance in series with the parallel combination of the net reverse diode resistance and the sum of the reverse diode capacitances. The read path can be



APPENDIX B

EXPERIMENTAL PROCEDURE

Although all the previous work was predicated on an analysis of the static case, this by no means implies that the dynamic response of the system is of no importance. On the contrary, the dynamic case may impose even more stringent limitations on the expansion of the material, and before definite conclusions can be reached, this analysis should be carried out. Even without being mathematically rigorous, several general trends can be predicted.

Each leakage section in Fig. V-4 can be replaced by an inductor in series with the parallel combination of a diode and a capacitor where:

1. The diode represents the resistance of all the parallel diodes in that section.
2. The capacitor represents the parallel combination of all diode shunt capacitance in that section.
3. The inductor represents the inductance of the cover through which the leakage current in that section passes.

The forward diode resistance and capacitance can be neglected, but the reverse diode resistance and capacitance is significant. Thus the entire leakage path can be represented by one inductor in series with the parallel combination of the net reverse diode resistance and the sum of the reverse diode capacitances. The total path can be

represented by the inductance of the core being read out, plus a series forward diode.

The core is driven by the current through its windings. For small matrices,  $C$  is small and may be considered an open circuit. Because of the high back resistance in the leakage circuit, the major portion of the driver current initially fires through the read path, reading out the core. As  $N$  is increased, there is a threefold effect:

1. Net back resistance decreases.
2. Net shunt capacity increases.
3. The net inductance in the leakage path decreases.

The read path circuit parameters are independent of  $N$ .

All three effects mentioned above are detrimental to the proper operation of the circuit, since they all tend to shunt more initial current through the leakage path, and thus reduce the current in the read path.

A mathematically rigorous analysis is impossible to do without laboratory data correlation because the shunt capacitance is variable with the back voltage across the diode. However, if the read path current rises too slowly, the core might not be read out. Generally speaking, if the rate of change of current in the read path is not equal to or greater than that in the leakage path, the system probably will not operate properly.

represented by the inductance of the coils being read out, plus a series forward bias.

The case is shown by the current through the inductance. The small inductance,  $L$ , is small and may be considered as open circuit. Because of the high back resistance in the feedback circuit, the major portion of the driver current initially flows through the read path. Reading out the case. As  $R$  is increased, there is a threshold effect.

1. Not such resistance decreases.
2. Not such capacity increases.
3. The not inductance in the feedback path decreases.

The read path circuit parameters are independent of  $R$ . All these effects mentioned above are detrimental to the system.

operation of the circuit, since they all tend to slow down initial current through the feedback path, and thus reduce the current in the read path.

A mathematically rigorous analysis is impossible in this system. Laboratory data correlation between the above conditions is available with the back voltage across the diode. However, if the read path current rises too slowly, the case might not be read out. Generally speaking, if the rate of change of current in the read path is too slow to be greater than loss in the feedback path, the system probably will not operate properly.

### APPENDIX E

#### ORIGINAL DATA

See Figure IX-A for block diagram of apparatus .

Metering Resistors = 53 ohms      Pulse length = 2 microseconds  
 Input Turns = 10       $E_1$  = Voltage across metering resistor  
 Output Turns = 20       $E$  = Voltage at output winding  
 $I_1$  = Input Current  $\frac{E_1}{53}$

"0" State			"1" State (110ma.)			Clear State		
$E_1$	$I_1$	$E_0$	$E_1$	$I_1$	$E_0$	$E_1$	$I_1$	$E_0$
(Volts)	(ma)	(Volts)	(Volts)	(ma)	(Volts)	(Volts)	(ma)	(Volts)
.225	4.24	.10	1.12	21.1	.45	.23	4.33	.09
.35	6.6	.15	2.25	42.4	1.05	.65	17.93	.25
.65	12.27	.25	3.52	66.4	1.95	.675	12.74	.27
.85	16.04	.30	4.66	87.8	2.90	.80	15.1	.29
1.4	26.4	.50	5.25	99.0	3.45	1.4	26.4	.50
1.5	28.3	.50	6.0	113.2	4.12	1.5	28.3	.55
2.0	37.7	.75	6.9	130.2	5.25	1.7	32.1	.64
2.5	47.2	.95				2.1	39.6	.75
2.95	55.7	1.02				2.35	44.3	.85
4.2	79.3	1.50				3.0	56.6	1.15
5.5	103.8	1.95				4.05	76.4	1.65
6.6	113.2	2.20	<u>"1" State (100 ma.)</u>			5.04	95.1	2.3
7.0	132.0	2.75	.54	10.2	.25	5.85	110.5	3.0
7.5	141.5	3.0	1.40	26.4	.56	6.6	124.5	3.75
8.0	151.0	3.3	2.40	45.3	1.00	7.5	141.5	4.75
8.5	160.5	3.5	3.46	65.3	1.60	8.25	155.8	6.3
10.4	196.3	4.5	4.30	81.2	2.16	8.75	165.0	11.0
13.5	255	5.0	5.10	96.2	2.70			
			5.60	105.8	3.20			

<u>"1" State (120 ma.)</u>		
.925	17.46	.40
1.70	32.10	.85
1.80	34.0	.90
3.08	58.1	1.70
4.45	83.9	2.85
6.35	119.8	4.75
6.37	120.1	4.80

APPENDIX B

EXPERIMENTAL DATA

See Figure IX-A for block diagram of apparatus.

Input Power = 10  
 Output Power = 10  
 Input Voltage = 10  
 Output Voltage = 10  
 Input Current = 1  
 Output Current = 1  
 Efficiency = 100%  
 Losses = 0

Class 1			Class 2			Class 3		
$I_1$	$V_1$	$P_1$	$I_2$	$V_2$	$P_2$	$I_3$	$V_3$	$P_3$
(Amps)	(Volts)	(Watts)	(Amps)	(Volts)	(Watts)	(Amps)	(Volts)	(Watts)
0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0
0.1	1.0	0.1	0.1	1.0	0.1	0.1	1.0	0.1
0.2	2.0	0.4	0.2	2.0	0.4	0.2	2.0	0.4
0.3	3.0	0.9	0.3	3.0	0.9	0.3	3.0	0.9
0.4	4.0	1.6	0.4	4.0	1.6	0.4	4.0	1.6
0.5	5.0	2.5	0.5	5.0	2.5	0.5	5.0	2.5
0.6	6.0	3.6	0.6	6.0	3.6	0.6	6.0	3.6
0.7	7.0	4.9	0.7	7.0	4.9	0.7	7.0	4.9
0.8	8.0	6.4	0.8	8.0	6.4	0.8	8.0	6.4
0.9	9.0	8.1	0.9	9.0	8.1	0.9	9.0	8.1
1.0	10.0	10.0	1.0	10.0	10.0	1.0	10.0	10.0

Efficiency (%)		
$P_2/P_1$	$V_2/V_1$	$I_2/I_1$
1.00	1.00	1.00
0.99	0.99	0.99
0.98	0.98	0.98
0.97	0.97	0.97
0.96	0.96	0.96
0.95	0.95	0.95
0.94	0.94	0.94
0.93	0.93	0.93
0.92	0.92	0.92
0.91	0.91	0.91

## APPENDIX F

BIBLIOGRAPHY

1. Bozorth, R. M., Ferromagnetism. D. Van Nostrand Company, Inc., New York, 1951, pages 539-543.
2. Final Development Report for Static Magnetic Storage with Non-destructive Readout. W. O. #800-36177. 15 December 1954, Contract NObsr 63348, General Electronics Laboratories, Inc., Cambridge, Mass.
3. Rajchman, J. A., A Myriabit Magnetic-Core Matrix Memory, Proceedings I. R. E., October 1953, Computer Issue, pages 1407-1421.
4. Freeman, J. R., Pulse Responses of Ferrite Memory Cores, Engineering Memorandum M-2568-1, Division 6, Lincoln Laboratory.

APPENDIX

BIBLIOGRAPHY

1. Bevort, R.M., "Investigation of the Van Nostrand Company,"  
Jan., New York 1951, pages 11-14.

2. Steel Development Report for Steel Magnetic Storage with Van-  
derbilt Research, W.O. 4500-1011V, 18 December 1954,  
Lynchburg Paper Mill, Lynchburg Electronics Laboratory, Inc.,  
Lynchburg, Mass.

3. Salzman, J.A., "A Systematic Approach to Core Matrix Storage,"  
Proceedings I.R.E., October 1955, Computer Notes, pages  
1407-1411.

4. Truman, J.M., "A Study of the Factors Affecting Core  
Engineering Materials," (M.S. Thesis), Division of Physics,  
Laboratory

1955  
1956  
1957  
1958  
1959  
1960  
1961  
1962  
1963  
1964  
1965  
1966  
1967  
1968  
1969  
1970  
1971  
1972  
1973  
1974  
1975  
1976  
1977  
1978  
1979  
1980  
1981  
1982  
1983  
1984  
1985  
1986  
1987  
1988  
1989  
1990  
1991  
1992  
1993  
1994  
1995  
1996  
1997  
1998  
1999  
2000  
2001  
2002  
2003  
2004  
2005  
2006  
2007  
2008  
2009  
2010  
2011  
2012  
2013  
2014  
2015  
2016  
2017  
2018  
2019  
2020  
2021  
2022  
2023  
2024  
2025











K867

Krohn

28791

A study of factors  
limiting the utility of  
a digital memory system  
with nondestructive read-  
out.

Thesis

K867


Krohn

28791

A study of factors limiting  
the utility of a digital memory  
system with nondestructive read-  
out.

thesK867

A study of factors limiting the utility



3 2768 002 11539 6

DUDLEY KNOX LIBRARY