

**NPS ARCHIVE
1969
AKERS, M.**

A PROPOSED PROGRAMMING SYSTEM
FOR KNUTH'S MIX COMPUTER

by

Max Neil Akers

**DUDLEY KNOX LIBRARY
NAVAL POSTGRADUATE SCHOOL
MONTEREY, CA 93943-5101**

DUDLEY-KNOX LIBRARY
NAVAL POSTGRADUATE SCHOOL
MONTEREY, CA 93943-5101

United States Naval Postgraduate School



THESIS

A PROPOSED PROGRAMMING SYSTEM
FOR
KNUTH'S MIX COMPUTER
BY
Max Neil Akers

June 1969

T132-484

This document has been approved for public re-
lease and sale; its distribution is unlimited.

Library
U.S. Naval Postgraduate School
Monterey, California 93940

A Proposed Programming System

for

Knuth's MIX Computer

by

Max Neil Akers

Lieutenant Commander, United States Navy
B.S., United States Naval Academy, 1958

Submitted in partial fulfillment of the
requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL
June 1969

1969

Akers, M

ABSTRACT

A programming system using a hypothetical computer is proposed for use in teaching machine and assembly language programming courses. Major components such as monitor, assembler, interpreter, grader and diagnostics are described. The interpreter is programmed and documented for use on an IBM 360/67. The interpreter can be used for teaching machine language programming and can be incorporated into the proposed programming system.


TABLE OF CONTENTS

I.	INTRODUCTION-----	7
II.	THE MIX PROGRAMMING SYSTEM-----	9
	A. CHOICE OF THE COMPUTER-----	9
	B. GENERAL OBJECTIVES-----	9
	C. SYSTEM COMPONENTS AND FUNCTIONS-----	10
	1. System Monitor-----	12
	2. Mix Simulator-----	14
	3. Mix Assembler-----	15
	4. Mix Grader-----	16
	5. Diagnostic Facilities-----	17
III.	THE MIX SIMULATOR-----	19
	A. INTERPRETATIVE ROUTINES-----	19
	B. DESCRIPTION AND STRUCTURE-----	20
	C. PROGRAMMING TECHNIQUES-----	22
IV.	CONCLUSIONS AND RECOMMENDATIONS-----	23
APPENDIX A.	USERS MANUAL-----	24
APPENDIX B.	PROGRAM FLOWCHARTS-----	30
APPENDIX C.	PROGRAM LISTING-----	63
BIBLIOGRAPHY-----		104
INITIAL DISTRIBUTION LIST-----		105
FORM DD 1473 -----		107

מִתְּבָאֵל אֶל־יְהוָה
בְּעַמְּךָ וְבְּבָנֶיךָ
בְּבָנָיו וְבְּבָנָתֶיךָ

LIST OF FIGURES

1. Global Organization of Mix Programming System----- 11



I. INTRODUCTION

The development of programming skill is generally not the primary goal of a graduate or undergraduate program in computer science. However, it is generally recognized as an important secondary goal in which students should attain a reasonable level of proficiency. This is usually accomplished by requiring computer work in required courses and thesis work or involvement in special project courses. At least one widely recognized authority, D. W. Hamming, would require every computer science major to design, build, debug, and document a reasonably sized program such as a simulator or simplified compiler [1].

In attempting to teach an assembly language, professors are faced with a common problem, namely, the assembly language and software configuration of the computer facility available at their school is often too complex to be used effectively as a teaching aid. The problem is equally critical for the beginning student or novice programmer who is just beginning to develop the formal concepts of a stored program computer. The assembly language is sufficiently complex that he cannot even begin to understand the great complexities of the operating system which stands between him and the device which he has set out to master. Getting even the most simple form of input or output smacks of mysticism and usually evolves to the process of blind faith in an instructor provided recipe.

One technique available for handling this problem is to choose a computer, either hypothetical or actual, that can be used as an effective teaching aid. A program is written in one of the

programming languages available on the existing computer facility which will then accept and execute programs written in the machine or assembly language of the chosen instructional computer.

This thesis chooses a computer, proposes the design for a student programming system and provides a simulator for the IBM 360/67 which accepts and executes programs written in the chosen machine language.

II. THE MIX PROGRAMMING SYSTEM

A. CHOICE OF THE COMPUTER

Choosing an appropriate computer with its associated machine and assembly languages for instructional purposes is not a particularly difficult task but as usual there are compromises in any choice. An existing machine could have been chosen, but most existing machines have idiosyncrasies which are of no value for instruction in assembly languages. Although there may be other machines which are equally good, the hypothetical computer MIX [2] was chosen for the following reasons:

1. The basic structure of the machine and assembly language is simple and straight forward so that its operation may be easily learned.
2. The language is powerful enough to allow most algorithms to be briefly expressed.
3. MIX is not too difficult to simulate on most existing computers.
4. The MIX computer is simple enough in concept to permit the student to maintain some sense of contact with what is happening to his program.

B. GENERAL OBJECTIVES

In developing a MIX Programming System based on the MIX computer the basic philosophy is to remove advanced concepts such as CSECT, DSECT, and JCL from the tutorial realm of teaching basic courses in assembly language programming. Such a philosophy will allow the MIX Programming System to be used in introductory courses

while at the same time providing an environment in which a student in a hard core assembly language course can participate in a systematic development of those very concepts which have made possible today's sophisticated systems.


Functionally, the MIX Programming System must meet the following minimum requirements:

1. Accept source programs written in the MIX Assembly Language (MIXAL) and emit MIX machine language which can be interpretatively executed.
2. Accept source programs written in the MIX machine language and interpretatively execute them.
3. Provide the necessary program facilities to load and execute MIX programs.
4. Provide facilities for monitoring student use (or misuse) of the system.

C. SYSTEM COMPONENTS AND FUNCTIONS

The system readily lends itself to development in a modular form where each component module acts as a functional unit. Since the system is designed as a multiple user, re-enterant system each component will reside in core simultaneously. The global organization of the program is shown in Figure 1. The primary cycle of the system is through MONITOR then to either MIXAL for an assembly language program or to SIMULATOR for a machine language program. The exact nature of control is determined by the requests issued by the user through the MONITOR command language. The proposed component modules are discussed in the following paragraphs.

Figure 1. Global Organization of the Mix Programming System



Process _____
Data Access----

I. System Monitor

The System Monitor provides for system control, calling the assembler, the simulator and other component modules when required. The essential feature of the System Monitor is that it does not obstruct the student's view of the MIX computer. The System Monitor then must be capable of operating in the environment of a modern computer operating system and preventing the occurrence of items such as hardware detected errors from influencing the processing of a MIX program. Occurrences of this nature should be reported back to the System Monitor where error recovery procedures can be conducted to allow normal processing of the MIX program.

Since the system is to allow multiple users, the System Monitor must perform the storage allocation function, allocating storage for each MIX job. The arrival and duration of each MIX job is unpredictable; thus, storage allocation must be performed dynamically. The dynamic storage allocation for each MIX job is simplified as the amount required for each MIX job will be constant. This dynamically assigned storage is used to provide work areas, constants and simulated MIX memory required by the re-enterant nature of the program components. In other words, all information relating to a MIX job is maintained in this area and is accessed indirectly through the use of base or index registers.

It will be necessary for the System Monitor to maintain a status summary for each job entering the system. All information relating to the status of a particular job can be maintained in a status vector established within the dynamically assigned storage for each job. The status vector will then be available to all components of the system.

The MIX Programming System makes a variety of facilities available to the user. In order to use these facilities, the user must be able to specify what actions the system is to perform. The Monitor command language is a set of specification cards or control cards required to affect the actions desired. The crucial area of the command language is card format and design. Simple errors in card preparation should not result in job termination nor should simple errors cause erratic job behavior. Default parameters in the command language are not to be permitted. This is essential so that the student can feel that MIX does only as he has directed. The command language should be sufficient to permit the System Monitor to perform the following tasks:

1. Identify the program.
2. Assemble and execute a MIX assembly language program.
3. Execute a machine language program.
4. Initiate a post-mortem dump.
5. Produce a machine language object deck from an assembly program.
6. Provide program listing options.
7. Maintain accounting information on each user.
8. Perform required grader functions.
9. Set execution time limit in MIX time units.
10. Recognize end of job or delimiter between jobs.

Finally, the System Monitor must perform resource allocation for each MIX job. Since more than one MIX program may be running simultaneously, I/O requirements created by individual MIX programs may be interleaved. The System Monitor must keep track of the I/O requirements associated with each MIX program. In effect, the System

Monitor must create a continuous input and output stream for each MIX program. The techniques available for implementation of resource allocation by the System Monitor are, to a large extent, dependent on the computer system environment in which the MIX Programming System will be run. The number and type of peripheral I/O devices which are attached to the MIX computer will influence the complexity of the resource allocation task. As a minimum, the MIX computer should have a printer and card reader, but disk and tape capabilities are desirable for hard core programming courses.

Reference 3 is an excellent summary of monitor and supervisory systems.

2. MIX Simulator

The MIX Simulator must provide for interpretative execution of MIX machine language. Considering the horror with which programming in machine language is considered, this may seem to be an unusual requirement. However, a simulator in some form must be present to execute the machine code generated by a MIX assembler and some experience in programming directly in machine code is at least desirable if not necessary. Programming in machine language is not as difficult as it may seem, particularly for smaller programs frequently used as student programming exercises. There is a certain amount of appeal in machine language programming. Every instruction executed is a creation supplied in a very deliberate and intentional manner. The programmer is in a position to understand precisely what his program did as compared to what it is doing. It is here that the MIX Programming System should provide an indication of computer status on demand from the user. The System should provide a printout of

switch positions and lights available at the computer console. This would include items such as the overflow switch and comparison indicator.

The Simulator supplies vital statistics to the Monitor. Included are MIX execution time, number of instructions executed and how the job terminated.

A MIX Simulator, described in Chapter III and documented in Appendices A, B, and C, has been provided for immediate implementation on IBM 360/67. This will permit an interested user to have immediate access to a tool for use in machine language programming while remaining components of the system are developed and implemented.

3. MIX Assembler

A MIX Assembler must accept the MIX Assembly Language (MIXAL) and emit executable code in the format which the Simulator assumes to be loaded in MIX memory. This format is described in Chapter III. The assembler must also provide for the conversion of this format to the format described in exercise 26, Section 1.3.1 of reference 2. This conversion is necessary to provide for outputting object decks in true MIX machine language code.

The MIX Assembler should perform the usual assembly functions of converting mnemonic operation code to machine language codes, converting labels to storage addresses, translating symbolic expressions in operand fields to their numeric equivalent, defining literals and constants and reserving storage. Hashing or randomizing techniques should be used for symbolic accesses. A good discussion of these techniques may be found in references 4 and 5.

4. MIX Grader

The role of a grader is to assist an instructor in achieving standardized evaluation of student programming exercises. Although this feature is not a necessary part of a programming system, it becomes extremely important in a student programming environment where several hundred student exercises may be run each week.

The basic requirements of a grader are:

1. It should grade exercises in MIX machine and assembly language.
2. It should require a minimal amount of active student involvement.
3. It should record every attempt at an exercise and provide summaries on demand by the instructor.
4. It should be reasonably well protected from manipulation by the clever student as well as from the student who blunders in.
5. It should permit student rosters and course identification to be specified.
6. It should provide the instructor with the ability to specify a limited number of intermediate answers and a final answer for an exercise.

It is to be remembered that the grader is to function as an assistant to the instructor and should not assume the role of being the sole grader of student exercises. It can provide the instructor with such information as successful assembly, successful execution, correct answers, number of runs, execution time and number of instructions for each student.

The decision to permit specifications of intermediate and final answers can add considerably to the complexity of the grader. The

evaluation of answers produced by a student program, if any, is an important part of the overall evaluation of a student program. If there are intermediate answers, the student programmer will be required to place his answers in some specified location. This poses some restraint on the student programmer but since he must put answers somewhere, it might as well be at some place accessible by the grader. One technique would be to require the student to store answers at some absolute core location in MIX core. Answers, if any, would always be at the same location for easy access without any specification required by either the instructor or the student. Evaluation of answers poses another artificial requirement on the student in that as each intermediate answer is derived, the student program must return control to the grader for evaluation of the answer. Care must be exercised to limit the extent of such artificial requirements on the student.

Some fringe benefits may result from the use of a grader. It may motivate the student to take more care in the preparation of each run he attempts and hence lead to the development of better programming habits. If an unlimited number of runs for each job is permitted without penalty, there is a tendency to let the computer system do all the checking for card punch, syntax and other similar errors. The student who knows that each run counts will attempt to make the most out of each run.

A good discussion of graders is given in references 6 and 7.

5. Diagnostic Facilities

The MIX Programming System can provide two essential debugging aids, the trace and the post-mortem dump. Since the MIX Simulator is an interpretative routine executing one instruction

at a time, implementation of a trace routine which prints out information at execution time is relatively simple. The trace should be directly controlled by the student programmer with simple commands such as TRACE ON and TRACE OFF. The trace can be made available for either assembly or machine language programs. Implementation can be accomplished by establishing a trace indicator in the simulator control cycle. The indicator can be set by various means. One means is to attach an indicator to each instruction that is to be traced. This means is suitable for the MIX Simulator described in Chapter III since there is an unused bit already available in the instruction as stored in IBM 360 core. Another means is to require the command language trace card to specify start and stop MIX locations for the trace. The trace indicator is then set by the simulator control cycle by testing the location counter. When on, the trace indicator causes a branch to a subroutine which prints out desired trace information. This information includes MIX register contents, comparison indicator state, overflow indicator state, the instruction just executed and the contents of the memory cell specified by the instruction just executed.

The post-mortem dump should permit the student to request a given area of MIX memory be produced in MIX character code. Readability of the dump is of primary concern. The MIX memory location followed by the contents of that location should be printed. The contents of the MIX location should be printed according to MIX character code and not in binary, octal, or hexadecimal. The dump should also print out the contents of MIX registers.

III. THE MIX SIMULATOR

A. INTERPRETATIVE ROUTINES

An interpretative routine (or interpreter) is a type of translator program that performs the instructions of another program. Each instruction of the source program is first translated and then executed. The interpreter consists of two basic parts:

1. A set of subroutines corresponding to the set of operations in the source language.
2. A control section that analyzes each source instruction and selects the appropriate execution subroutine.

Interpreters are used widely in programming systems. The source language for an interpreter is usually a machine-like language such as the assembly language for another computer. Examples of tasks which can be performed by interpretative routines are:

1. Translation and execution of the instructions of a proposed computer. This allows checking the format and structure of the proposed computer instruction codes.
2. Performance of debugging aids.
3. Representation of a complicated sequence of decisions and actions.
4. Communication between passes of a multipass system.

The combined translate/execute feature of interpreters is responsible for most of the important characteristics of interpretative routines. Some of these characteristics are:

1. If looping is to be permitted in the source language, then all of the source program must be retained in memory.

2. Even though a source statement may have been translated and executed once, any looping or re-execution of that statement will require re-translation.

3. Interpreters tend to be slow since each instruction in a loop must be re-translated each time through the loop.

4. Diagnostics can be written in terms of the source language rather than the object code of the interpreter.

Interpretative routines are not widely used for production work for the simple reason that they make a high speed, expensive computer perform like its cheaper cousin in regards to execution time. Only in programs requiring short execution times (such as student exercises) can interpretative execution be justified because of its advantageous debugging and diagnostic characteristics.

B. DESCRIPTION AND STRUCTURE

The MIX Simulator is designed to interpretatively execute MIX machine language as a source language. In addition to the control cycle and associated subroutines, the MIX simulator has the following additional features:

1. The input machine language is checked for format and content errors. This feature enhances the use of the simulator when programs are written directly in MIX machine language.

2. The program is completely reentrant. In a multi-programming environment such as the IBM OS/360, this means that more than one MIX program can be in execution while only one copy of the MIX Simulator is currently stored in memory.

The detailed operational sequences of the MIX simulator control routine and associated subroutines are illustrated in Appendix B,

the Program Flowcharts, and in Appendix C, the Program Listing. The basic operational sequence is described below:

1. The program is initialized. Storage is dynamically allocated for work areas and simulated MIX memory.
2. Each input card is read and printed in two formats for the program listing. The input card is checked for errors. If errors are found on any input card, a switch is set to prevent further loading of information to simulated MIX memory and to prevent the program from executing. An error message is also printed.
3. When a transfer card is encountered, a switch is tested to see if input errors have been found and if there are no errors, the program enters the execute phase. If errors have been found, the job is terminated.
4. The transfer card provides the execute phase with the MIX location at which execution is to commence. The control cycle routine fetches the instruction to be executed and performs those functions which are common to all instructions. These functions include unpacking or breaking up the instruction into component parts suitable for manipulation by the program subroutines, computing the effective address, and branching to the appropriate operator subroutine.
5. The operator subroutine performs the functions of the MIX instruction. The operator subroutines may in turn call certain support routines. These support routines perform functions which are needed by some but not all operator subroutines. For example, the GETV subroutine is used by those instructions in which F is a field specification to fetch the specified field and return it to the calling routine.

6. The instruction fetch and execute cycle is continued until a program halt occurs or until the program is terminated by the occurrence of an execution error.

C. PROGRAMMING TECHNIQUES

Since a MIX program must remain in memory during execution, the format for storing a MIX word in simulated MIX core was chosen so as to minimize 360 core requirements. Since each MIX word contains 5 bytes plus sign and byte size for this computer is 6 bits; 31 bits are required. Each MIX word is stored in a 32 bit 360 fullword.

The format is:



One alternate technique considered was to store each MIX word in a 6 byte 360 packed format. This would have required an additional 8000 bytes of 360 core to simulate a 4000 word MIX computer. The 32 bit full word format had the advantage of requiring less core and permitting greater use of register vice packed decimal processing of instructions.

Reenterability was achieved by using the reenterable forms of IBM 360 system macros and using the GETMAIN macro to assign storage. Communication with the assigned storage is established by the use of a DSECT which symbolically assigns all storage requirements for simulated MIX memory, MIX registers and other constants. In other words, all processing of MIX is done in storage which is assigned dynamically for each entering MIX program.

IV. CONCLUSIONS AND RECOMMENDATIONS

The MIX Simulator is completely adequate for use as a tutorial aid in teaching machine language programming, however, optimum use of the MIX Simulator could be achieved by incorporating it into a MIX Programming System which contains as a minimum a System Monitor, the MIX Simulator and a MIX Assembler. Some of the functions now performed by the MIX Simulator would be transferred to the System Monitor. These functions include editing MIX machine language source programs, converting from the format described by reference 2 to format stored in simulated MIX memory and loading the converted code to MIX memory.

As noted in Appendix A, the I/O operators are not true representatives of the I/O operators described in reference 2; these I/O operators permit a segment of code to initiate an I/O operation and then continue processing. They also permit checks to be made at some point to ensure that the I/O operation was complete before attempting to use a piece of data in a computation. This basic concept of overlapping I/O and processor operations should be made available to the student programmer.

Other minor changes to the MIX Simulator would be to provide pagination for the machine language program listing and program output and to include floating point arithmetic capability.

In conclusion, the MIX Simulator can be used alone as a valuable aid in teaching machine and assembly language programming when included in a MIX Programming System.

APPENDIX A
USERS MANUAL

The use of the MIX Simulator, as implemented under IBM OS/360, is described in this appendix.

A. USERS MANUAL

1. GENERAL INFORMATION

D.E. Knuth describes the MIX computer, the MIXAL assembly language and the MIX machine language 2 . This appendix provides that additional information needed to run MIX machine language programs on the NPGS MIX Simulator.

NPGS MIX Simulator differs from MIX as described in reference 2 in the following ways:

- a. The byte size for NPGS MIX is 6 bits.
- b. MIX words preceding the transfer card are loaded according to the following format:

- (1) Byte one and two: 2 byte address
- (2) Byte three: Index register number
- (3) Byte four: F specification
- (4) Byte five: operation code

For example, a card which has "XXXXX101003005001636" punched in columns 1-20 would cause the following to be loaded:

Location 0100:	+	3	00	16	36
		1-2	3	4	5

- c. Only unit 16, a card reader, and unit 18, a printer, are provided.
- d. All I/O devices take 250 MIX time units for any operation.
- e. The operation codes for Jump Ready and Jump Busy are treated as NO operations and overlapping of I/O is not possible. On I/O the machine will wait until the transfer of information which

started with an IN/OUT instruction is completed. Therefore, a program may refer to the information in memory at any time since the memory reference will not be made until the I/O operation is completed.

2. INPUT EDIT CHECKING

The Mix Simulator includes a loader which reads MIX program cards, checks the input program cards for errors, issues input error messages and loads the MIX program to MIX memory if no errors have been discovered. Input errors which are checked and their associated error messages are as follows:

- a. Message: WORD COUNT NOT CONSISTENT WITH NUMBER OF WORDS ON CARD.

Cause: Column 6 denotes the number of consecutive words on this card to be loaded. The number in column 6 does not agree with the actual number of words on the card.

- b. Message: INVALID WORD COUNT IN COLUMN 6, NOT IN RANGE 0-7.

Cause: The number of consecutive words on a card may vary between 1-7 and may be 0 for the transfer card. Any number outside this range is invalid.

- c. Message: INVALID LOCATION IN COLUMN 7-10, NOT IN RANGE 0-3999.

Cause: Column 7-10 denotes the location at which the first word on the card is to be loaded. Any number beyond the range 0-3999 is outside the physical limits of MIX memory.

d. Message: INVALID CHARACTER OR SIGN PUNCHED ON CARD.

Cause: The information for each word is punched numerically as a decimal number with a minus (11-punch) overpunch over the least significant digit if the word is to be negative. Any other punches such as alphabetics or a minus overpunch in the wrong column is invalid.

e. Message: OP, F, OR I FIELD EXCEEDS BYTESIZE OP 63 OR AA FIELD EXCEEDS 2 BYTESIZE OF 4095.

Cause: MIX word not in accordance with paragraph 1 of this appendix.

If an error is discovered during program loading, the program will not be executed.

Only cards preceding the transfer card are checked for input errors. Any data cards following the transfer card are not edit checked. Care should be exercised to insure that a proper transfer card is present as the program will not execute if a transfer card is missing. The correct format for the transfer card is described in the answer to exercise 26, Section 1.3.1 of reference 2.

3. EXECUTION ERRORS

Once a MIX program has been loaded and execution commences, errors can occur which will cause execution to be terminated and a diagnostic error message printed. Each diagnostic message commences with the header "*****ERROR*****LOC_____ " where LOC is the MIX memory location at which the error occurred. Each diagnostic message is printed as a plain language message and is to a certain degree, self-explanatory. Each diagnostic message and possible causes are discussed below.

- a. Message: ILLEGAL INDEX SPECIFIED.
Cause: The index number specified in a MIX instruction is not in the range 0-6.
- b. Message: EFFECTIVE ADDRESS TOO LARGE.
Cause: The MIX location specified in a MIX instruction, after indexing, is not in the range -4095 to 4095. Note that in certain instructions the MIX location is treated as a signed number and as such is valid so long as the number will fit in two MIX bytes.
- c. Message: MEMORY REFERENCE BEYOND LIMITS OF MIX CORE.
Cause: The MIX location specified in a MIX instruction, after indexing, is not in the range 0-3999. This error can occur only in instructions, such as LOAD or STORE instructions, where the MIX location is used to make a memory reference.
- d. Message: ILLEGAL F SPECIFIED.
Cause: In the instructions where F is used to specify the field of a MIX word, F is not of the form 8L+R. In the instructions where F is used to specify a variant of the operation code, F is not valid for that operation code.
- e. Message: ILLEGAL ATTEMPT TO LOAD INDEX REGISTER WITH VALUE GREATER THAN 4095.
Cause: Index registers hold two bytes plus sign. Any operation which attempts to place a number outside the range -4095 to 4095 is undefined.
- f. Message: UNDEFINED I/O OPERATION.
Cause: Improper unit specified by F or M 0 in an IOC instruction.

4. PROGRAM TERMINATION

A MIX program may be terminated in one of four ways. They are:

- a. Input errors are discovered while loading the program. The remainder of the program is listed and checked for input errors but load is terminated and execution will not occur. Upon reaching a valid transfer card, the message "EXECUTION NOT ATTEMPTED DUE TO INPUT ERRORS" is printed and the job terminated.
- b. Errors are discovered during program execution. The diagnostic message is printed, execution time in MIX time units to point of termination is printed and the job is terminated.
- c. If a valid transfer card is not present in the program or the MIX program attempts to read a card from an empty reader, execution is terminated with the message "CARD READER EMPTY OR VALID TRANSFER CARD NOT ENCOUNTERED."
- d. Execution proceeds to completion after encountering a HALT instruction and the MIX execution time units are printed.

5. OVERFLOW


On several instructions, overflow is permissible and execution will continue with the remainder modulo word size. When overflow occurs, the warning message "LOC____: ARITHMETIC OVERFLOW, EXECUTION CONTINUES MODULO WORD SIZE" is printed.


APPENDIX B
THE MIX SIMULATOR PROGRAM FLOWCHARTS

Flowcharts for the various subroutines of the Mix Simulator are provided.


<u>Title</u>	<u>Page</u>
Loader Phase-----	31
Readcard-----	32
Scan Routine Cycle-----	33
GetV-----	34
Fetch-----	35
Fcheck-----	36
Abadr-----	37
Unpack-----	38
Pack-----	39
Two's Complement-----	40
Sign and Magnitude-----	41
Error-----	42
Input Error-----	43
Msgout-----	44
Add/Subtract-----	45
Multiply-----	46
Divide-----	47
Numeric-----	48
Shift(SLA, SRA)-----	49
Shift(SCL, SRC, SRAX,SLAX)-----	50
Move-----	51
LDA,LDAN,LDX, LDXN-----	52
IO Control-----	53
LDI-----	54
LDIN-----	55
Store-----	56
In-----	57
Out-----	58
Jump-----	59
Regjump-----	60
Regops-----	61
Compare-----	62

*****APPENDIX H: PROGRAM FLOWCHARTS*****
 BASIC SYSTEM FLOWCHART LEADER PHASE







*****APPENDIX A: PROGRAM FLOWCHARTS*****
FLENCHARD INSTRUCTION SCAN ROUTINE CYCLE




*****ZENITH 1000 - SAM - FIELD READS*****
 FIELD READ SUBROUTINE CDEV




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 MIX MEMORY FETCH SUBROUTINE




*****APPENDIX D: ORACLE CHECKS*****
EQUICART CHECK SUBROUTINE




*****APPENDIX H: PROGRAM FLOWCHARTS*****
FLOWCHART SUBROUTINE AREAD




*****SUBROUTINE TO PROGRAM PULSEARTS*****
 FLOWCHART SUBROUTINE UNPACK




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 FLOWCHART SUBROUTINE PACK




***** ALLEN TX 10 PROGRAM FLOWCHARTS *****
FLOWCHART TAKEN FROM ELEMENT SHORTCUTS




*****APPENDIX H: PROGRAM FLOWCHARTS*****
FLOWCHART SIGN AND MAGNITUDE SUBROUTINE




*****APPENDIX K: PROGRAM FLOWCHARTS*****
FLOWCHART EXECUTED FOR PLSB TEST




*****APPENDIX B: PROGRAM FLOWCHARTS*****
FLOWCHART INPUT ERROR SUBROUTINE







*****APPENDIX H: PROGRAM FLOWCHARTS*****
 FLOWCHART ADD/SUBTRACT OPERATOR SUBROUTINE




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 MULTIPLY OPERATOR SUBROUTINE




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 FLOWCHART SUBROUTINE DEVICE OPERATOR




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 FLOWCHART SUBROUTINE NUMERIC




*****APPENDIX H: PROGRAM FLOWCHARTS*****
FLOWCHART SUBROUTINE SHEET(SLA, SRA, OPERATORS)




*****APPENDIX B: PROGRAM FLOWCHARTS*****
FLOWCHART SUBROUTINE SHIFTISLC, SRC, SRAX, SLAX)




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 FLOWCHART OPERATOR SUBROUTINE MOVE




*****APPENDIX B: PROGRAM FLOWCHARTS*****
IC CONTROL OPERATOR SUBROUTINE




*****APPENDIX H: PROGRAM FLOWCHARTS*****
IO CONTROL OPERATOR SUBROUTINE




*****APPENDIX B: PROGRAM FLOWCHARTS*****
FLOWCHART SUBROUTINE LDI




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 FLOWCHART SUBROUTINE LDIN




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 FLOWCHART SUBROUTINE STORE COPERATOR




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 FLOWCHART SUBROUTINE IN OPERATOR




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 FLOWCHART SUBROUTINE CUT OPERATOR




*****APPENDIX P: PROGRAM FLOWCHARTS*****
 FLOWCHART SUBROUTINE JUMP OPERATOR




*****APPENDIX B: PROGRAM FLOWCHARTS*****
 FLOWCHART SUBROUTINE REGJUMP OPERATORS



*****APPENDIX B: PROGRAM FLOWCHARTS*****
FLOWCHART SUBROUTINE REGOPS



*****APPENDIX B: PROGRAM FLOWCHARTS*****
FLOWCHART SUBROUTINE COMPARE OPERATOR



APPENDIX C
THE MIX SIMULATOR PROGRAM LISTING

The Mix Simulator program is shown in the assembled form.

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
				4 *	
				5 *	
				6 *	
				7 *	
				8 * LADER	INITIALIZE
CCCC000	90EC D00C	0000C		10 BEGIN	CSECT
CCCC004	182F			11	STM R14,R12,12(R13)
CCCC006	41CC 2001	00001		12	USING BEGIN,R2,R12
CCCC00A	41CC 0FFF	0FFF		13	LA R12,BEGIN+1
CCCC011				14	LAU R12,4095(R12)
CCCC012				15 R0	EQU 0
CCCC013				16 R1	EQU 1
CCCC014				17 R2	EQU 2
CCCC015				18 R3	EQU 3
CCCC016				19 R4	EQU 4
CCCC017				20 R5	EQU 5
CCCC018				21 R6	EQU 6
CCCC019				22 R7	EQU 7
CCCC01A				23 R8	EQU 8
CCCC01B				24 R9	EQU 9
CCCC01C				25 R10	EQU 10
CCCC01D				26 R11	EQU 11
CCCC01E				27 R12	EQU 12
CCCC01F				28 R13	EQU 13
CCCC020				29 R14	EQU 14
CCCC021				30 R15	EQU 15
CCCC022				31	LR =F 200000
CCCC023				32	GETMAIN R0,LV=(R0)
CCCC024				33	ST R13,4(R1)
CCCC025				34	ST R13,8(R13)
CCCC026				35	LR R13,R1
CCCC027				36	USING STORAGE,R13
CCCC028				37	
CCCC029				38	
CCCC02A				39	
CCCC02B				40 ***	
CCCC02C				41 ***	
CCCC02D				42 ***	
CCCC02E	5800 C178			43 ***	
CCCC02F				44 ***	
CCCC030				45 ***	
CCCC031	50D1 C004			46 ***	
CCCC032	5010 0008			47 ***	
CCCC033	18D1			48 ***	
CCCC034				49 ***	
CCCC035				50 ***	
CCCC036				51 ***	
CCCC037				52 ***	
CCCC038				53 ***	
CCCC039				54 ***	
CCCC03A	D2C7 3028			55 ***	
CCCC03B	D201 303E			56 *	
CCCC03C	D200 3052			57 *	
CCCC03D	D201 3052			58 *	
CCCC03E	D201 3032			59 *	
CCCC03F	D201 3032			60 *	
CCCC040	D25F D048			61 *	
CCCC041	D25F D048			62 *	
CCCC042	D130 D0A8			63 *	
CCCC043	D00000			64 *	
CCCC044	D00034			65 *	
CCCC045	D201 3032			66 *	
CCCC046	D201 3052			67 *	
CCCC047	D201 3032			68 *	
CCCC048	D201 3032				
CCCC049	D201 3032				
CCCC04A	D201 3032				
CCCC04B	D201 3032				
CCCC04C	D201 3032				
CCCC04D	D201 3032				
CCCC04E	D201 3032				
CCCC04F	D201 3032				
CCCC050	D201 3032				
CCCC051	D201 3032				
CCCC052	9200 D278			00278	
CCCC053	4130 D048				
CCCC054	503C D1C8				
CCCC055	4130 D0A8				
CCCC056	503C D1C8				
CCCC057	000062 503C D10C				
CCCC058	000062 503C D10C				
CCCC059	000062 503C D10C				
CCCC060	000062 503C D10C				
CCCC061	000062 503C D10C				
CCCC062	000062 503C D10C				
CCCC063	000062 503C D10C				
CCCC064	000062 503C D10C				
CCCC065	000062 503C D10C				
CCCC066	000062 503C D10C				
CCCC067	000062 503C D10C				
CCCC068	000062 503C D10C				
CCCC069	000062 503C D10C				
CCCC070	000062 503C D10C				
CCCC071	000062 503C D10C				
CCCC072	000062 503C D10C				
CCCC073	000062 503C D10C				
CCCC074	000062 503C D10C				
CCCC075	000062 503C D10C				
CCCC076	000062 503C D10C				
CCCC077	000062 503C D10C				
CCCC078	000062 503C D10C				
CCCC079	000062 503C D10C				
CCCC080	000062 503C D10C				
CCCC081	000062 503C D10C				
CCCC082	000062 503C D10C				
CCCC083	000062 503C D10C				
CCCC084	000062 503C D10C				
CCCC085	000062 503C D10C				
CCCC086	000062 503C D10C				
CCCC087	000062 503C D10C				
CCCC088	000062 503C D10C				
CCCC089	000062 503C D10C				
CCCC090	000062 503C D10C				
CCCC091	000062 503C D10C				
CCCC092	000062 503C D10C				
CCCC093	000062 503C D10C				
CCCC094	000062 503C D10C				
CCCC095	000062 503C D10C				
CCCC096	000062 503C D10C				
CCCC097	000062 503C D10C				
CCCC098	000062 503C D10C				
CCCC099	000062 503C D10C				
CCCC0A0	000062 503C D10C				
CCCC0A1	000062 503C D10C				
CCCC0A2	000062 503C D10C				
CCCC0A3	000062 503C D10C				
CCCC0A4	000062 503C D10C				
CCCC0A5	000062 503C D10C				
CCCC0A6	000062 503C D10C				
CCCC0A7	000062 503C D10C				
CCCC0A8	000062 503C D10C				
CCCC0A9	000062 503C D10C				
CCCC0AA	000062 503C D10C				
CCCC0AB	000062 503C D10C				
CCCC0AC	000062 503C D10C				
CCCC0AD	000062 503C D10C				
CCCC0AE	000062 503C D10C				
CCCC0AF	000062 503C D10C				
CCCC0B0	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C				
CCCC0B5	000062 503C D10C				
CCCC0B6	000062 503C D10C				
CCCC0B7	000062 503C D10C				
CCCC0B8	000062 503C D10C				
CCCC0B9	000062 503C D10C				
CCCC0BA	000062 503C D10C				
CCCC0B1	000062 503C D10C				
CCCC0B2	000062 503C D10C				
CCCC0B3	000062 503C D10C				
CCCC0B4	000062 503C D10C		</td		

***** APPENDIX C: ASSEMBLED PROGRAM LISTING *****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
				79 *	
				80 *	
				81 *	*** READ INPUT CARD
				82 *	
				83 *	READCARD MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
				84 READCARD MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT	
				85	
				86	
				87 *	GET MIXINPUT,INCARD CCNVERT WORD COUNT AND LOCATION TO BINARY
				88	
				89	
				90	
				91	
				92 *	PACK PCCOUNT,WCOUNT R3,PCCOUNT PACK PLCC,LOC CV8 R5,PLOC CV8 R5,MIXOUT+1(80),INCARD CLI MCOUNT,C' 0 8,TRANCARD
				93	
				94	
				95	
				96	
				97	
				98	
				99	
				100 *	PRINT CARD IMAGE WITHOUT SIGN OVERPUNCH IN COL 20,30,...,80
				101	
				102 *	R4,MIXOUT+10 LA R6,T0 LA R4,1(0,R4) CLI 8,BLANK BCT R6,NOTBLK O(R4)XFO, CI 15,EXTWORD BC 15,EXTWORD PUT WACHLIST,MIXOUT
				103	
				104	
				105	
				106	
				107	
				108	
				109	
				110	
				111	
				112	
				113	
				114	
				115	
				116 *	ACTE: OTHER COLUMNS ARE PRINTED ACCORDING TO EBCDIC CODE
				117 *	
				118 *	
				119 *	
				120 *	UNDERSCORE COL 20,30,...,80 IF OVERPUNCHED
				121 *	R4 HAS THE ADDRESS OF FIRST BLANK ON CARD REL TO OUTPUT LINE
				122 *	
				123	
				124	
				125	
				126	
				127	
				128	
				129	
				130	
				131	
				132	
				133	
				134	
				135	
				136	
				137	
				138	PRUNSC
0000FC	9240 D16C	0C160	00160	00160	MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
000100	D24F D161	CC160	00161	00160	MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
000106	924E D160				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
00010A	4160 D16A				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
00010E	4180 D119				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
000112	418C 8C0A				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
000116	4160 600A				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
00011A	4196 4				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
00011C	47AC 2138				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
000120	9120 8000				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
000124	4710 2112				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
000128	91D0 8000				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
00012C	47C0 2112				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
000130	9260 6000				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
000134	47F0 2112				MVI MIXCUT,C' 1 MIXCUT+1(80),MIXCUT
					ADDRESS COL 20: 30,...,80 CARD IMAGE ADDRESS COL 20: 30,...,80 OUTPUT LINE COMMENTS BEYOND HERE NOT MINUS NOT MINUS

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SCLRCE STATEMENT
				144 *	
				145 *	
				146 *	***** EDIT CHECKS *****
				147 *	
				148 *	
000114E	416C	0F9F	00F9F	149	LA R6'3999
000114A	4156	0F9F		CR R5'R6	
000114C	4720	C042	01042	BH EMSGA	LOCATION IS TOC LARGE
000115C	416C	0000	00000	LA R6'0	
0001154	1956	0000		CR R5'R6	
0001156	474C	C042	01042	BL EMSGA	LOCATION IS TOO SMALL
				154 *	
				155 *	
				156 *	WORD COUNT CHECK
				157 *	
000115A	416C	00C7	00007	WRCRCHEK LA R6'7	
000115E	1936			CR R3'R6	
0001160	4160	CC4E	0104E	BH EMSGB	
0001164	4160	0000	00000	LA R6'0	
0001168	1936			CR R3'R6	
000116A	4740	C04E	0104E	BL EMSGB	WORD COUNT IS TOO SMALL
				163 *	
				164 *	WORD COUNT/WORDS ON CARD CONSISTENCY CHECK
				165 *	FOR THIS CHECK TO BE CONDUCTED
				166 *	WORD COUNT MUST BE VALID
				167 *	WORD COUNT HAS ADDRESS OF FIRST BLANK
				168 *	R4 STILL HAS ADDRESS OF
000116E	1873			169	LR R7' R3'
0001170	4160	D16B	0016B	LA R6'MIXOUT+11	KEEP WORD COUNT IN R3
0001174	4160	600A	0000A	LA R6'10(0R6)	INITIALIZE ADDRESS
0001178	467C	2174	00174	BCT R7'COUNTON	COL BEYOND LAST WORD POINTER
000117C	1956			CR R4'R6	
000117E	4770	C05A	0105A	BC 7'EMSGC	WORD/WORD COUNT NOT CONSISTENT
				174 *	
				175 *	CHECK COLUMNS FOR VALID ZONES
				176 *	F IS VALID ZONE ALL PUNCHED COLUMNS
				177 *	D IS VALID ZONE COL 20,30,...80 IF PUNCHED
				178 *	R4 WILL ADDRESS EACH COLUMN
				179 *	LA R8'INCAR++
0001182	4140	D114	00114	LA R8'5	
0001186	4180	C005	00005	LA R7'20	COL 20, 30,...,80 INDICATOR
000118A	417C	CC14	00014	LA R11'1	
000118E	4180	0001	00001	LA R11'1	R9 HAS CONSTANT TEN
0001192	419C	000A	0000A	LA R9'10	ADDRESS THE COLUMN
0001196	4140	4001	00001	LA R8'R11	
000119A	1A88		00001	CL1 O'R4'C'	COMMENTS ONLY AFTER FIRST BLANK
000119C	9540	4000	00000	BC BLOADUP	
00011AC	4780	21CC	001CC	CR R8'LRT7	
00011A4	1987			BC B1CKMINUS	
00011A8	4780	21R6	00186	TT D1R4'X'F'0'	ITS NOT A VALID ZONE
00011AA	91F0	4000	00000	BC 12'EMSGC	
00011AE	47CF0	C066	01066	BC 15'NEWCOL	
00011B2	2196		00196	AR R7'R9	
00011B6	1A79			TT O'(R4')X'20'	
00011B8	912C	4000	00000	BC 1'CKPLUS	
00011B8	471C	21AA	001AA	BC 12'CKPLUS	
00011CC	91DC	4000	00000	BC 15'KEWCCL	
00011C4	47CF0	21AA	00198		
00011C8	47FC		00199		

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LOC	OBJECT CODE	ADDR1	ADDR2	STM1	SOURCE STATEMENT
0001CC	45BC C034	01034		201	*
0001DC	4140 D110	00110		202	*
0001DB	4140 D160	0000A		203	*
0001DC	D24F D161	CC160		204	*
0001DB	D205 D161	00161		205	*
0001EB	D203 D16A	00160		206	*
0001EB	D16A D116	00164		207	*
0001F4	D203 D171	00180		208	*
0001F4	D171 D116	00164		209	LCAUM
000200	D201 D17B	00000		210	*
000224	45E0 2404	00404		211	*
000228	91FO 4C09	0CC09		212	*
00022A	4710 2216	00216		213	LCCUT
00022E	96F0 D180	C0180		214	*
00022E	9660 D170	C0170		215	*
000224	45E0 2404	00404		216	*
000228	95FF D278	00278		217	*
00022C	478C 2280	00280		218	*
000230	F271 D4C8	004C8		219	*
00023E	4F60 D4C8	004C8		220	*
00023A	8EE60 0006	00006		221	*
000244	F273 D4C8	004C8		222	*
000244	4F60 0006	004C8		223	*
000248	8EE60 0006	00006		224	*
00024C	F271 D4C8	004C8		225	*
000252	4F60 0006	004C8		226	*
000256	8EE60 0006	00006		227	*
00025A	F273 D4C8	004C8		228	*
000260	4F60 0006	004C8		229	*
000264	8EE60 000D	0000D		230	*
000268	9560 D170	00170		231	*
00026C	4770 2274	00274		232	*
000270	4160 0001	00001		233	*
000274	8EE60 0001	00001		234	*
000278	91AO A004	A004		235	*
000280	F470 C187	004C0		236	*
000286	F337 D4CC	00116		237	*
00028C	96F0 CC119	004C0		238	*
000290	9630 21D4	001D4		239	*
000294	47F0 2090	00090		240	*
				241	TRANCARD PUT
				242	
				243	
				244	
				245	
				246	
				247	
				248	
				249	
				250	
				251	
				252	
				253	
				254	
				255	
				256	
				257	
				258	
				259	
				260	
				261	
				262	
				263	
				264	

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

```

***** TEST INTERPRET SWITCH, END OF FILE ****
***** PASS CONTROL TO INTERPRET ROUTINE WITH ADDRESS OF STARTING
LOCATION IN R10
***** CLI SWITCH B'CC0000C0' !
***** BE STEPINT
***** END OF FILE
***** MVC MIXCUT+1,M$BLANK
***** PUT MVC MIXCUT(44),MSGF
***** PUT MVC MIXCUT,M$XCUT
***** ABECF
***** MVC MIXCUT+1,M$BLANK
***** PUT MVC MIXCUT(57),MSGG
***** PUT MVC MIXCUT,M$XCUT
***** ABECF
***** R4,CLOCK
***** CWD R4,PACKAREA
***** MVC MIXCUT(120)=CL120,CONVERT FOR OUTPUT UNPK
***** MVC MIXCUT+122,M$PACKAREA
***** CL120,XFO
***** PUT MVC MIXCUT,M$XCUT
***** PARMLIST+4,X-80,
***** LA R12,PARMLIST
***** CLOSE *MF=IE(R11)
***** RETURN R124(R13)
***** RESTORE SAVEAREA ADDRESS

```

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000326	D3F8	003F8		319 *	
000C22A	D1E6	C21E	001E6	320 *	
000330	D1E5	C212	001E5	321 *	
000330	D20B	D1E5	0121E	322 *	
000330	D20B	D1E5	01212	323 *	*MSGUT-ERRCR MESSAGE WRITER
000334	414C	C080	00080	324 *MSGUT	
000334	41F4	238E		325 *RO'R15'TWOSAVE	
000335C	4130	2376		326 *PVC	
0003344	89F0	00001		327 *MSGLINE+1'PBLANK	
0003348	47FF	2348		328 *R3'LINE(12),ERRCR CARRIAGE CONTROL AND HEADER	
000334C	470C	2376		329 *R4'128	
0003350	D233	D1F2	C2C6	330 *R15'R4	
0003354	D225	D1F2	C2FA	331 *CR	
0003358	D22E	D1F2	C01F2	332 *BH	
000335E	D225	D1F2	C01F2	333 *LA	
0003360	D235	D1F2	C329	334 *SLL	
0003366	D273	D1F2	C01F2	335 *B	
0003368	D228	D1F2	C35F	336 *NOP	
0003370	D24C	D1F2	C388	337 *PVC	
0003370	D24C	D1F2	C01F2	338 *MSGLINE+E+13(52),MSG	
0003370	D24C	D1F2	C01F2	339 *R3'LINE+13(47),MSGB	
0003370	D24C	D1F2	C01F2	340 *R3'LINE+13(54),MSGC	
0003370	D24C	D1F2	C01F2	341 *R3'LINE+13(41),MSGD	
0003384	96FF	D278	00278	342 *R3'LINE+13(77),MSG	
0003388	980F	D3F8	003F8	343 *R3'LINE+13(111),MSG	
000338C	07FE			344 *PUT	
000338E	1BF4			345 *CT	
0003390	89F0	00001		346 *SWITCH,B:11111111,	
0003394	4130	23F2	003F2	347 *R3'LINE+13(11111111)	
0003398	4140	D4F0	004F0	348 *R14'TWOSAVE	
000339C	1BA4	00002		349 *R14	
000339E	28A0	00002		350 *R15',R4	
00033A2	414C	0C01		351 *R15',R4	
00033A6	45EA0	D4C8	004C8	352 *R15',R4	
00033A8	D21D	D1F2	C1F4	353 *R15',R4	
00033E2	D332	D1F7	001F7	354 *R15',R4	
00033E2	D1FA	D4CD	001FA	355 *R15',R4	
00033E8	S6F0	D1FA	001FA	356 *R15',R4	
00033E8	S6F0	D1FA	001FA	357 *R15',R4	
00033E8	470C	238C		358 *R15',R4	
00033CC	470C	D216	C43A	359 *R15',R4	
00033CC	470C	D216	00212	360 *R15',R4	
00033CC	470C	D216	0143A	361 *R15',R4	
00033CC	470C	D216	004CD	362 *R15',R4	
00033CC	470C	D216	003BC	363 *R15',R4	
00033CC	470C	D216	003F2	364 *R15',R4	
00033CC	470C	D216	0143A	365 *R15',R4	
00033CC	470C	D216	004CD	366 *R15',R4	
00033CC	470C	D216	003BC	367 *R15',R4	
00033CC	470C	D216	003F2	368 *R15',R4	
00033CC	470C	D216	0146C	369 *R15',R4	
00033D4	07F3	D212	C455	370 *R15',R4	
00033E2	07F3	D212	01495	371 *R15',R4	
00033E4	C242	D212	C4A8	372 *R15',R4	
00033E4	C242	D212	014AB	373 *R15',R4	
00033EC	D215	D212	C4EB	374 *R15',R4	
00033EC	D215	D212	014EB	375 *R15',R4	
CCC4CC	47F0	22EA	002EA	376 *ENDIT	

*****APPENDIX C : ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0004C4	50E0 D4D0	004D0		383 *	*****
0004C8	D5C1 D17F	011E8		384 *	***
0004D0	C1E8 0C17F	0041A		385 *	***
0004D4	241A 0C14	00014		386 *	***
0004D8	41FC 0CC14	00326		387 *	MAGCHECK-CHECKS BYTESIZE ON INPUT
0004E2	45E0 2326	00326		388 *	*****
0004E6	45E0 0D178	011E8		389 *	*****
0004F0	45E0 0D178	011E8		390 *	*****
0004F4	47D0 0D178	0042C		391 *	*****
0004F8	41F0 00014	00014		392 *	*****
0004F9	41F0 00014	00014		393 CPCK	*****
0004F9	41F0 00014	00014		394	*****
0004F9	41F0 00014	00014		395	*****
0004F9	41F0 00014	00014		396	*****
0004F9	41F0 00014	00014		397	*****
0004F9	41F0 00014	00014		398	*****
0004F9	41F0 00014	00014		399	*****
0004F9	41F0 00014	00014		400	*****
0004F9	41F0 00014	00014		401	*****
0004F9	41F0 00014	00014		402	*****
0004F9	41F0 00014	00014		403	*****
0004F9	41F0 00014	00014		404	*****
0004F9	41F0 00014	00014		405	*****
0004F9	41F0 00014	00014		406	*****
0004F9	41F0 00014	00014		407	*****
0004F9	41F0 00014	00014		408	*****
0004F9	41F0 00014	00014		409	*****
0004F9	41F0 00014	00014		410	*****
0004F9	41F0 00014	00014		411	*****
0004F9	41F0 00014	00014		412	*****
0004F9	41F0 00014	00014		413	*****
0004F9	41F0 00014	00014		414	*****
0004F9	41F0 00014	00014		415	*
0004F9	41F0 00014	00014			FETCH AND UNPACK THE INSTRUCTION

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000046C8	584C	A000	0012	417 *	418 *
000047C4	41AC	A004	0012	419 *	420 *
000047E6	1B44	0006	00004	421 CYCLE	421 CYCLE-CENTRAL SCAN ROUTINE
000047F8	8D40	D4D0	0006	4223	4223 R4,0(0,R10) FETCH INST NSI 360 ADDRESS
000047FC	1B84	0004	00004	4245	4245 L,A R10,4(0,R10)
000047FC	1B84	0004	00004	4267	4267 LR,R4 INDEX TO R4
000047FC	1B84	0004	00004	4288	4288 SLDL R4,6 STORE IT
000047FC	1B84	0004	00004	4299	4299 R8,R4 SAVE INDEX
00004802	1B84	0004	00004	4300	4300 R4,R4 ZERO
00004802	1B84	0004	00004	4314	4314 SLDL R4,6 F TO R4
00004802	1B84	0004	00004	4322	4322 STC R4,6 STORE IT
00004802	1B84	0004	00004	4333	4333 SR,R4 ZERO
00004802	1B84	0004	00004	4344	4344 SLDL R4,6 OPT TO R4
00004802	1B84	0004	00004	4356	4356 STC R7,6 STORE IT
00004802	1B84	0004	00004	4367	4367 L,A R8,R7 ILLEGAL INDEX?
00004802	1B84	0004	00004	4378	4378 CR,R7 INDEX ERROR?
00004802	1B84	0004	00004	4389	4389 R8,R7 A ZERO INDEX ZERO?
00004802	1B84	0004	00004	4400	4400 CR,R7 R8,INDEXZERC
00004802	1B84	0004	00004	4411	4411 BC,R9 R15,R9 TWO'S COMPLEMENT
00004802	1B84	0004	00004	4423	4423 BAL,R9 R14,TWOCOMP
00004802	1B84	0004	00004	4444	4444 LR,R15 INDEX TIMES 4
00004802	1B84	0004	00004	4455	4455 SLL,R8,2 R8,REG(R8)
00004802	1B84	0004	00004	4467	4467 LR,R8 HAS CONTENTS IREG
00004802	1B84	0004	00004	4478	4478 R15,R9 TWO'S COMPLEMENT
00004802	1B84	0004	00004	4489	4489 R14,TWOCOMP EFFECTIVE ADDRESS
00004802	1B84	0004	00004	449A	449A R8,R15 AA > 2 BYTES
00004802	1B84	0004	00004	449B	449B R9,R8 ADERRROR
00004802	1B84	0004	00004	449C	449C R7,R3 LNR,R7,R3 -AA > 2 BYTES
00004802	1B84	0004	00004	449D	449D CR,R7 ADERRROR
00004802	1B84	0004	00004	449E	449E BL,R9 R15,R9 SIGN AND MAGNITUDE
00004802	1B84	0004	00004	449F	449F BAL,R9 R14,RECOMP AA SIGN AND MAG
00004802	1B84	0004	00004	4500	4500 R9,R15 R9,MIXLCC
00004802	1B84	0004	00004	4501	4501 SLL,R7,R4 R7,R2 OPTABLE(R7)
00004802	1B84	0004	00004	4502	4502 R7,R6 R6,R8 TIME IN R4 OPERAND ADDRESS AND SIGN
00004802	1B84	0004	00004	4503	4503 SLDL,R6,R6 INC CLOCK TIME
00004802	1B84	0004	00004	4504	4504 AST,R6,CLOCK R6,CLOCK RESTORE ADDRESS
00004802	1B84	0004	00004	4505	4505 SRL,R7,BRANCH TO OPERATOR
00004802	1B84	0004	00004	4506	4506 BC,15,0(0,R7)

***** APPENDIX C: ASSEMBLED PROGRAM LISTING *****						
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT	
471	*			471 *	*****	
472	*			472 *	*****	
473	*			473 *	*****	
474	*			474 *	*****	
475	*			475 *	*****	
476	*			476 *	*****	
477	*			477 *	*****	
478	*			478 *	*****	
479	00338	00514	479 GETREGV	GETV V(F(M)) THIS SR FINDS THE QUANTITY Y USED IN M		
480	00338	00338	480 GETV	IN UNPACKED FCR(SAT).		
481	00338	00566	481 GETV	MIX OPERATORS AND STORES IT RIGHT ADJUSTED IN VREF.		
482	00566	00598	482 GETR	SRM IS IN UNPACKED FCR(SAT).		
483	00598	004E8	483 GETR	SRM GETSAVE		
484	004E8	004EC	484 GETR	SRM 15% GETSAVE		
485	004EC	00278	485 GETR	SRM R14% CHECK		
486	00278	0027C	486 GETR	SRM R14% MEMCVR		
487	0027C	00524	487 GETR	SRM UNPACK TO MREF		
488	00524	00524	488 GETR	SRM		
489	00524	00524	489 GETR	SRM		
490	00524	00524	490 GETR	SRM		
491	00524	00524	491 GETR	SRM		
492	00524	00524	492 GETR	SRM		
493	00524	00524	493 GETR	SRM		
494	00524	00524	494 GETR	SRM		
495	00524	00524	495 GETR	SRM		
496	00524	00524	496 GETR	SRM		
497	00524	00524	497 GETR	SRM		
498	00524	00524	498 GETR	SRM		
499	00524	00524	499 GETR	SRM		
500	00524	00524	500 GETR	SRM		
501	00524	00524	501 GETR	SRM		
502	00524	00524	502 GETR	SRM		
503	00524	00524	503 GETR	SRM		
504	00524	00524	504 GETR	SRM		
505	00524	00524	505 GETR	SRM		
506	00524	00524	506 GETR	SRM		
507	00524	00524	507 GETR	SRM		
508	00524	00524	508 GETR	SRM		
509	00524	00524	509 GETR	SRM		
510	00524	00524	510 GETR	SRM		
511	00524	00524	511 GETR	SRM		
512	00524	00524	512 GETR	SRM		
513	00524	00524	513 GETR	SRM		
514	00524	00524	514 GETR	SRM		
515	00524	00524	515 GETR	SRM		
516	00524	00524	516 GETR	SRM		
517	00524	00524	517 GETR	SRM		
518	00524	00524	518 GETR	SRM		
519	00524	00524	519 GETR	SRM		
520	00524	00524	520 GETR	SRM		
521	00524	00524	521 GETR	SRM		
522	00524	00524	522 GETR	SRM		
523	00524	00524	523 GETR	SRM		
524	00524	00524	524 GETR	SRM		
525	00524	00524	525 GETR	SRM		
526	00524	00524	526 GETR	SRM		
527	00524	00524	527 GETR	SRM		
528	00524	00524	528 GETR	SRM		
529	00524	00524	529 GETR	SRM		
530	00524	00524	530 GETR	SRM		
531	00524	00524	531 GETR	SRM		
532	00524	00524	532 GETR	SRM		
533	00524	00524	533 GETR	SRM		
534	00524	00524	534 GETR	SRM		
535	00524	00524	535 GETR	SRM		
536	00524	00524	536 GETR	SRM		
537	00524	00524	537 GETR	SRM		
538	00524	00524	538 GETR	SRM		
539	00524	00524	539 GETR	SRM		
540	00524	00524	540 GETR	SRM		
541	00524	00524	541 GETR	SRM		
542	00524	00524	542 GETR	SRM		
543	00524	00524	543 GETR	SRM		
544	00524	00524	544 GETR	SRM		
545	00524	00524	545 GETR	SRM		
546	00524	00524	546 GETR	SRM		
547	00524	00524	547 GETR	SRM		
548	00524	00524	548 GETR	SRM		
549	00524	00524	549 GETR	SRM		
550	00524	00524	550 GETR	SRM		
551	00524	00524	551 GETR	SRM		
552	00524	00524	552 GETR	SRM		
553	00524	00524	553 GETR	SRM		
554	00524	00524	554 GETR	SRM		
555	00524	00524	555 GETR	SRM		
556	00524	00524	556 GETR	SRM		
557	00524	00524	557 GETR	SRM		
558	00524	00524	558 GETR	SRM		
559	00524	00524	559 GETR	SRM		
560	00524	00524	560 GETR	SRM		
561	00524	00524	561 GETR	SRM		
562	00524	00524	562 GETR	SRM		
563	00524	00524	563 GETR	SRM		
564	00524	00524	564 GETR	SRM		
565	00524	00524	565 GETR	SRM		
566	00524	00524	566 GETR	SRM		
567	00524	00524	567 GETR	SRM		
568	00524	00524	568 GETR	SRM		
569	00524	00524	569 GETR	SRM		
570	00524	00524	570 GETR	SRM		
571	00524	00524	571 GETR	SRM		
572	00524	00524	572 GETR	SRM		
573	00524	00524	573 GETR	SRM		
574	00524	00524	574 GETR	SRM		
575	00524	00524	575 GETR	SRM		
576	00524	00524	576 GETR	SRM		
577	00524	00524	577 GETR	SRM		
578	00524	00524	578 GETR	SRM		
579	00524	00524	579 GETR	SRM		
580	00524	00524	580 GETR	SRM		
581	00524	00524	581 GETR	SRM		
582	00524	00524	582 GETR	SRM		
583	00524	00524	583 GETR	SRM		
584	00524	00524	584 GETR	SRM		
585	00524	00524	585 GETR	SRM		
586	00524	00524	586 GETR	SRM		
587	00524	00524	587 GETR	SRM		
588	00524	00524	588 GETR	SRM		
589	00524	00524	589 GETR	SRM		
590	00524	00524	590 GETR	SRM		
591	00524	00524	591 GETR	SRM		
592	00524	00524	592 GETR	SRM		
593	00524	00524	593 GETR	SRM		
594	00524	00524	594 GETR	SRM		
595	00524	00524	595 GETR	SRM		
596	00524	00524	596 GETR	SRM		
597	00524	00524	597 GETR	SRM		
598	00524	00524	598 GETR	SRM		
599	00524	00524	599 GETR	SRM		
600	00524	00524	600 GETR	SRM		
601	00524	00524	601 GETR	SRM		
602	00524	00524	602 GETR	SRM		
603	00524	00524	603 GETR	SRM		
604	00524	00524	604 GETR	SRM		
605	00524	00524	605 GETR	SRM		
606	00524	00524	606 GETR	SRM		
607	00524	00524	607 GETR	SRM		
608	00524	00524	608 GETR	SRM		
609	00524	00524	609 GETR	SRM		
610	00524	00524	610 GETR	SRM		
611	00524	00524	611 GETR	SRM		
612	00524	00524	612 GETR	SRM		
613	00524	00524	613 GETR	SRM		
614	00524	00524	614 GETR	SRM		
615	00524	00524	615 GETR	SRM		
616	00524	00524	616 GETR	SRM		
617	00524	00524	617 GETR	SRM		
618	00524	00524	618 GETR	SRM		
619	00524	00524	619 GETR	SRM		
620	00524	00524	620 GETR	SRM		
621	00524	00524	621 GETR	SRM		
622	00524	00524	622 GETR	SRM		
623	00524	00524	623 GETR	SRM		
624	00524	00524	624 GETR	SRM		
625	00524	00524	625 GETR	SRM		
626	00524	00524	626 GETR	SRM		
627	00524	00524	627 GETR	SRM		
628	00524	00524	628 GETR	SRM		
629	00524	00524	629 GETR	SRM		
630	00524	00524	630 GETR	SRM		
631	00524	00524	631 GETR	SRM		
632	00524	00524	632 GETR	SRM		
633	00524	00524	633 GETR	SRM		
634	00524	00524	634 GETR	SRM		
635	00524	00524	635 GETR	SRM		
636	00524	00524	636 GETR	SRM		
637	00524	00524	637 GETR	SRM		
638	00524	00524	638 GETR	SRM		
639	00524	00524	639 GETR	SRM		
640	00524	00524	640 GETR	SRM		
641	00524	00524	641 GETR	SRM		
642	00524	00524	642 GETR	SRM		
643	00524	00524	643 GETR	SRM		
644	00524	00524	644 GETR	SRM		
645	00524	00524	645 GETR	SRM		
646	00524	00524	646 GETR	SRM		
647	00524	00524	647 GETR	SRM		
648	00524	00524	648 GETR	SRM		
649	00524	00524	649 GETR	SRM		
650	00524	00524	650 GETR	SRM		
651	00524	00524	651 GETR	SRM		
652	00524	00524	652 GETR	SRM		
653	00524	00524	653 GETR	SRM		
654	00524	00524	654 GETR	SRM		
655	00524	00524	655 GETR	SRM		
656	00524	00524	656 GETR	SRM		
657	00524	00524	657 GETR	SRM		
658	00524	00524	658 GETR	SRM		
659	00524	00524	659 GETR	SRM		
660	00524	00524	660 GETR	SRM		
661	00524	00524	661 GETR	SRM		
662	00524	00524	662 GETR	SRM		
663	00524	00524	663 GETR	SRM		
664	00524	00524	664 GETR	SRM		
665	00524	00524	665 GETR	SRM		
666	00524	00524	666 GETR	SRM		
667	00524	00524	667 GETR	SRM		
668	00524	00524	668 GETR	SRM		
669	00524	00524	669 GETR	SRM		
670	00524	00524	670 GETR	SRM		
671	00524	00524	671 GETR	SRM		
672	00524	00524	672 GETR	SRM		
673	00524	00524	673 GETR	SRM		
674	00524	00524	674 GETR	SRM		
675	00524	00524	675 GETR	SRM		
676	00524	00524	676 GETR	SRM		
677	00524	00524	677 GETR	SRM		
678	00524	00524	678 GETR	SRM		
679	00524	00524	679 GETR	SRM		
680	00524	00524	680 GETR	SRM		
681	00524	00524	681 GETR			

***** APPENDIX C: ASSEMBLED PROGRAM LISTING *****

LCC	OBJECT CODE	ACC#1	ACC#2	STMT	SOURCE STATEMENT
				510 *	
				511 *	
				512 *	
				513 *	
				514 *	FCHECK, *E*CY
				515 *	FCHECK PROCESSES A PARTIAL FIELD SPECIFICATION, MAKING SURE IT HAS THE FORM \$L + A BIT-LEFT LE 5
				516 *	RO,R5,FSAVE
				517 *	SB R4,R4 R5,R5
				518 *	ZERO
				519 *	IC R4,R3 SCL R5,R9
				520 *	R4 HAS LEFT R5 HAS RIGHT
				521 *	SCL LA R3,R5
				522 *	CR R5,R3
				523 *	BC 2,FBRK
				524 *	CB R4,S
				525 *	BC 2,FBRK
				526 *	SIC R4,LEFT
				527 *	STC R4,LEFT
				528 *	LP R0,R15,FSAVE
				529 *	LP R14
				530 *	RETURN
				531 *	
				532 *	
				533 *	MEMORY ADDRESS UNPACK THE WORD TO R14. THE WORD IS VALID MEMORY
				534 *	R0,R15,FSAVE
				535 *	STW LTD R5,R16 R6,R9 BP R3,R9 R5,R3 R6,R9 SLL R15,PINCODE(161) THE WORD FOR UNPACK
				536 *	REPO
				537 *	BP
				538 *	LA
				539 *	BAL
				540 *	LP R14
				541 *	RETUR
				542 *	BS,2
				543 *	R15,PINCODE(161) THE WORD FOR UNPACK
				544 *	BP
				545 *	LA
				546 *	BAL
				547 *	LP R14
				548 *	RETUR
				549 *	
				550 *	
				551 *	
				552 *	
				553 *	
				554 *	
				555 *	
				556 *	
				557 *	
				558 *	
				559 *	
				560 *	
				561 *	
				562 *	
				563 *	
				564 *	
				565 *	
				566 *	
				567 *	
				568 *	
				569 *	
				570 *	
				571 *	
				572 *	
				573 *	
				574 *	
				575 *	
				576 *	
				577 *	
				578 *	
				579 *	
				580 *	
				581 *	
				582 *	
				583 *	
				584 *	
				585 *	
				586 *	
				587 *	
				588 *	
				589 *	
				590 *	
				591 *	
				592 *	
				593 *	
				594 *	
				595 *	
				596 *	
				597 *	
				598 *	
				599 *	
				600 *	
				601 *	
				602 *	
				603 *	
				604 *	
				605 *	
				606 *	
				607 *	
				608 *	
				609 *	
				610 *	
				611 *	
				612 *	
				613 *	
				614 *	
				615 *	
				616 *	
				617 *	
				618 *	
				619 *	
				620 *	
				621 *	
				622 *	
				623 *	
				624 *	
				625 *	
				626 *	
				627 *	
				628 *	
				629 *	
				630 *	
				631 *	
				632 *	
				633 *	
				634 *	
				635 *	
				636 *	
				637 *	
				638 *	
				639 *	
				640 *	
				641 *	
				642 *	
				643 *	
				644 *	
				645 *	
				646 *	
				647 *	
				648 *	
				649 *	
				650 *	
				651 *	
				652 *	
				653 *	
				654 *	
				655 *	
				656 *	
				657 *	
				658 *	
				659 *	
				660 *	
				661 *	
				662 *	
				663 *	
				664 *	
				665 *	
				666 *	
				667 *	
				668 *	
				669 *	
				670 *	
				671 *	
				672 *	
				673 *	
				674 *	
				675 *	
				676 *	
				677 *	
				678 *	
				679 *	
				680 *	
				681 *	
				682 *	
				683 *	
				684 *	
				685 *	
				686 *	
				687 *	
				688 *	
				689 *	
				690 *	
				691 *	
				692 *	
				693 *	
				694 *	
				695 *	
				696 *	
				697 *	
				698 *	
				699 *	
				700 *	
				701 *	
				702 *	
				703 *	
				704 *	
				705 *	
				706 *	
				707 *	
				708 *	
				709 *	
				710 *	
				711 *	
				712 *	
				713 *	
				714 *	
				715 *	
				716 *	
				717 *	
				718 *	
				719 *	
				720 *	
				721 *	
				722 *	
				723 *	
				724 *	
				725 *	
				726 *	
				727 *	
				728 *	
				729 *	
				730 *	
				731 *	
				732 *	
				733 *	
				734 *	
				735 *	
				736 *	
				737 *	
				738 *	
				739 *	
				740 *	
				741 *	
				742 *	
				743 *	
				744 *	
				745 *	
				746 *	
				747 *	
				748 *	
				749 *	
				750 *	
				751 *	
				752 *	
				753 *	
				754 *	
				755 *	
				756 *	
				757 *	
				758 *	
				759 *	
				760 *	
				761 *	
				762 *	
				763 *	
				764 *	
				765 *	
				766 *	
				767 *	
				768 *	
				769 *	
				770 *	
				771 *	
				772 *	
				773 *	
				774 *	
				775 *	
				776 *	
				777 *	
				778 *	
				779 *	
				780 *	
				781 *	
				782 *	
				783 *	
				784 *	
				785 *	
				786 *	
				787 *	
				788 *	
				789 *	
				790 *	
				791 *	
				792 *	
				793 *	
				794 *	
				795 *	
				796 *	
				797 *	
				798 *	
				799 *	
				800 *	
				801 *	
				802 *	
				803 *	
				804 *	
				805 *	
				806 *	
				807 *	
				808 *	
				809 *	
				810 *	
				811 *	
				812 *	
				813 *	
				814 *	
				815 *	
				816 *	
				817 *	
				818 *	
				819 *	
				820 *	
				821 *	
				822 *	
				823 *	
				824 *	
				825 *	
				826 *	
				827 *	
				828 *	
				829 *	
				830 *	
				831 *	
				832 *	
				833 *	
				834 *	
				835 *	
				836 *	
				837 *	
				838 *	
				839 *	
				840 *	
				841 *	
				842 *	
				843 *	
				844 *	
				845 *	
				846 *	
				847 *	
				848 *	
				849 *	
				850 *	
				851 *	
				852 *	
				853 *	
				854 *	
				855 *	
				856 *	
				857 *	
				858 *	

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0005C6	12FF			550 *	*****
0005C8	C7AE	D3F8		551 *	***
0005CA	900E	0001		552 *	***
0005CE	8950	0001		553 *	***
0005D2	88F0	C001		554 *	*****
0005D6	13FF			555 *	TWCCMP, RECCMP
0005D8	980E	D3F8		556 *	TWCCOMP, CONVERT SIGN AND MAGNITUDE TO TWO'S COMPLEMENT
0005DC	C7FE			557 *	LTR R15,R15
0005EC	900E	D3F8		558 *	BCR 10,R14,TWCSAVE
0005EE	135F	0001		559 *	RETURNS IF O OR +
0005EF	8950	0001		560 *	SLL R15,1
0005F0	4140	0001		561 *	SRL R15,1
0005F4	18F5	0C40		562 *	LCR R15,R15
0005F6	980E	D3F8		563 *	R0,R14,TWCSAVE
0005FC	C7FE			564 *	BR
0005CE	12FF			565 *	RECOMP RECOMP
0005EC	C7AE	D3F8		566 *	LTR R15,R15
0005E2	900E	0001		567 *	BCR 10,R14,TWCSAVE
0005E6	135F	0001		568 *	RETURNS IF O OR +
0005EF	8950	0001		569 *	BCR 10,R14,TWCSAVE
0005F0	4140	0001		570 *	RETURNS IF O OR +
0005F4	18F5	0C40		571 *	SLL R5,R15
0005F6	980E	D3F8		572 *	RETURNS FOR SIGN
0005FA	C7FE			573 *	SRDL R4,1
				574 *	RETURNS SIGN
				575 *	LR R15,R15
					ATTACH SIGN
					R0,R14,TWCSAVE
					BR

					CONVERT TWO'S COMPLEMENT TO SIGN AND MAGNITUDE.

					RECOMPLEMENT ROOM FOR SIGN
					SIGN ATTACH SIGN

***** APPENDIX C: ASSEMBLED PROGRAM LISTING *****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
00C5FC	900F D2F8	577	*		
C0C6CC	1B44	578	*		
C006C2	185F	579	*		
C00604	8D40	580	*		
000608	424C	581	*	UNPACK, PACK	
C0061C	8950	582	*	UNPACK THIS SBR TAKES THE MIXWORD IN 32 BIT FORMAT	
000612	1B44	583	*	AND CONVERTS IT TO A 6 BYTE FORMAT CF SIGN AND	
000616	8D40	584	*	5 BYTES	
00061A	424C	585	*	ENTRY: R15 HAS THE 32 BIT WORD TO BE CONVERTED. R1 HAS	
00061C	1B44	586	*	THE ADDRESS AT WHICH THE UNPACKED VERSION IS TO BE	
000620	8D40	587	*	STORED. R15,UMPSAVE	
000624	424C	588	*	R4,R4,UMPSAVE ZERO	
000626	8D40	589	*	SR R4,R4	
00062A	424C	590	*	LR R5,R15	
000630	8D40	591	*	STM R5,R1	
000634	424C	592	*	SLD R4,R4(0,R1)	
000638	1B44	593	*	SLC R5,R4	
00063A	8D40	594	*	SSL R4,R4	
00063E	424C	595	*	STR R4,R4(0,R1)	
000642	980F	596	*	SSL R4,R4	
000646	D2F8	597	*	STR R4,R4(0,R1)	
07FE		598	*	SSL R4,R4	
002F8		599	*	STR R4,R4(0,R1)	
		600	*	SSL R4,R4	
		601	*	STR R4,R4(0,R1)	
		602	*	SSL R4,R4	
		603	*	STR R4,R4(0,R1)	
		604	*	SSL R4,R4	
		605	*	STR R4,R4(0,R1)	
		606	*	SSL R4,R4	
		607	*	STR R4,R4(0,R1)	
		608	*	SSL R4,R4	
		609	*	STR R4,R4(0,R1)	
		610	*	SSL R4,R4	
		611	*	RETUR	
		612	*		
		613	*		
		614	*		
		615	*		
		616	*		
		617	*	PACK	
		618	*	SR R4,R4,UMPSAVE	
		619	*	LR R5,R1	
		620	*	STM R5,R4	
		621	*	SLD R5,R4	
		622	*	SSL R4,R4	
		623	*	STR R4,R4	
		624	*	SSL R5,R4	
		625	*	STR R5,R4	
		626	*	SSL R5,R4	
		627	*	STR R5,R4(0,R1)	
		628	*	SSL R5,R4	
		629	*	STR R5,R4	
		630	*	SSL R5,R4	
		631	*	STR R5,R4	
		632	*	SSL R5,R4	
		633	*	STR R5,R4,UMPSAVE	
		634	*	SSL R5,R4	
		635	*	STR R5,R4	
		636	*	SSL R5,R4	
		637	*	STR R5,R4	
		638	*	SSL R5,R4	
		639	*	STR R5,R4	
		640	*	SSL R5,R4	
		641	*	STR R5,R4	
		642	*	SSL R5,R4	
		643	*	STR R5,R4	
		644	*	SSL R5,R4	
		645	*	STR R5,R4	
		646	*	SSL R5,R4	
		647	*	STR R5,R4	
		648	*	SSL R5,R4	
		649	*	STR R5,R4	
		650	*	SSL R5,R4	
		651	*	STR R5,R4	
		652	*	SSL R5,R4	
		653	*	STR R5,R4	
		654	*	SSL R5,R4	
		655	*	STR R5,R4	
		656	*	SSL R5,R4	
		657	*	STR R5,R4	
		658	*	SSL R5,R4	
		659	*	STR R5,R4	
		660	*	SSL R5,R4	
		661	*	STR R5,R4	
		662	*	SSL R5,R4	
		663	*	STR R5,R4	
		664	*	SSL R5,R4	
		665	*	STR R5,R4	
		666	*	SSL R5,R4	
		667	*	STR R5,R4	
		668	*	SSL R5,R4	
		669	*	STR R5,R4	
		670	*	SSL R5,R4	
		671	*	STR R5,R4	
		672	*	SSL R5,R4	
		673	*	STR R5,R4	
		674	*	SSL R5,R4	
		675	*	STR R5,R4	
		676	*	SSL R5,R4	
		677	*	STR R5,R4	
		678	*	SSL R5,R4	
		679	*	STR R5,R4	
		680	*	SSL R5,R4	
		681	*	STR R5,R4	
		682	*	SSL R5,R4	
		683	*	STR R5,R4	
		684	*	SSL R5,R4	
		685	*	STR R5,R4	
		686	*	SSL R5,R4	
		687	*	STR R5,R4	
		688	*	SSL R5,R4	
		689	*	STR R5,R4	
		690	*	SSL R5,R4	
		691	*	STR R5,R4	
		692	*	SSL R5,R4	
		693	*	STR R5,R4	
		694	*	SSL R5,R4	
		695	*	STR R5,R4	
		696	*	SSL R5,R4	
		697	*	STR R5,R4	
		698	*	SSL R5,R4	
		699	*	STR R5,R4	
		700	*	SSL R5,R4	
		701	*	STR R5,R4	
		702	*	SSL R5,R4	
		703	*	STR R5,R4	
		704	*	SSL R5,R4	
		705	*	STR R5,R4	
		706	*	SSL R5,R4	
		707	*	STR R5,R4	
		708	*	SSL R5,R4	
		709	*	STR R5,R4	
		710	*	SSL R5,R4	
		711	*	STR R5,R4	
		712	*	SSL R5,R4	
		713	*	STR R5,R4	
		714	*	SSL R5,R4	
		715	*	STR R5,R4	
		716	*	SSL R5,R4	
		717	*	STR R5,R4	
		718	*	SSL R5,R4	
		719	*	STR R5,R4	
		720	*	SSL R5,R4	
		721	*	STR R5,R4	
		722	*	SSL R5,R4	
		723	*	STR R5,R4	
		724	*	SSL R5,R4	
		725	*	STR R5,R4	
		726	*	SSL R5,R4	
		727	*	STR R5,R4	
		728	*	SSL R5,R4	
		729	*	STR R5,R4	
		730	*	SSL R5,R4	
		731	*	STR R5,R4	
		732	*	SSL R5,R4	
		733	*	STR R5,R4	
		734	*	SSL R5,R4	
		735	*	STR R5,R4	
		736	*	SSL R5,R4	
		737	*	STR R5,R4	
		738	*	SSL R5,R4	
		739	*	STR R5,R4	
		740	*	SSL R5,R4	
		741	*	STR R5,R4	
		742	*	SSL R5,R4	
		743	*	STR R5,R4	
		744	*	SSL R5,R4	
		745	*	STR R5,R4	
		746	*	SSL R5,R4	
		747	*	STR R5,R4	
		748	*	SSL R5,R4	
		749	*	STR R5,R4	
		750	*	SSL R5,R4	
		751	*	STR R5,R4	
		752	*	SSL R5,R4	
		753	*	STR R5,R4	
		754	*	SSL R5,R4	
		755	*	STR R5,R4	
		756	*	SSL R5,R4	
		757	*	STR R5,R4	
		758	*	SSL R5,R4	
		759	*	STR R5,R4	
		760	*	SSL R5,R4	
		761	*	STR R5,R4	
		762	*	SSL R5,R4	
		763	*	STR R5,R4	
		764	*	SSL R5,R4	
		765	*	STR R5,R4	
		766	*	SSL R5,R4	
		767	*	STR R5,R4	
		768	*	SSL R5,R4	
		769	*	STR R5,R4	
		770	*	SSL R5,R4	
		771	*	STR R5,R4	
		772	*	SSL R5,R4	
		773	*	STR R5,R4	
		774	*	SSL R5,R4	
		775	*	STR R5,R4	
		776	*	SSL R5,R4	
		777	*	STR R5,R4	
		778	*	SSL R5,R4	
		779	*	STR R5,R4	
		780	*	SSL R5,R4	
		781	*	STR R5,R4	
		782	*	SSL R5,R4	
		783	*	STR R5,R4	
		784	*	SSL R5,R4	
		785	*	STR R5,R4	
		786	*	SSL R5,R4	
		787	*	STR R5,R4	
		788	*	SSL R5,R4	
		789	*	STR R5,R4	
		790	*	SSL R5,R4	
		791	*	STR R5,R4	
		792	*	SSL R5,R4	
		793	*	STR R5,R4	
		794	*	SSL R5,R4	
		795	*	STR R5,R4	
		796	*	SSL R5,R4	
		797	*	STR R5,R4	
		798	*	SSL R5,R4	
		799	*	STR R5,R4	
		800	*	SSL R5,R4	
		801	*	STR R5,R4	
		802	*	SSL R5,R4	
		803	*	STR R5,R4	
		804	*	SSL R5,R4	
		805	*	STR R5,R4	
		806	*	SSL R5,R4	
		807	*	STR R5,R4	
		808	*	SSL R5,R4	
		809	*	STR R5,R4	
		810	*	SSL R5,R4	
		811	*	STR R5,R4	
		812	*	SSL R5,R4	
		813	*	STR R5,R4	
		814	*	SSL R5,R4	
		815	*	STR R5,R4	
		816	*	SSL R5,R4	
		817	*	STR R5,R4	
		818	*	SSL R5,R4	
		819	*	STR R5,R4	
		820	*	SSL R5,R4	
		821	*	STR R5,R4	
		822	*	SSL R5,R4	
		823	*	STR R5,R4	
		824	*	SSL R5,R4	
		825	*	STR R5,R4	
		826	*	SSL R5,R4	
		827	*	STR R5,R4	
		828	*	SSL R5,R4	
		829	*	STR R5,R4	
		830	*	SSL R5,R4	
		831	*	STR R5,R4	
		832	*	SSL R5,R4	
		833	*	STR R5,R4	
		834	*	SSL R5,R4	
		835	*	STR R5,R4	
		836	*	SSL R5,R4	
		837	*	STR R5,R4	
		838	*	SSL R5,R4	
		839	*	STR R5,R4	
		840	*	SSL R5,R4	
		841	*	STR R5,R4	
		842	*	SSL R5,R4	
		843	*	STR R5,R4	
		844	*	SSL R5,R4	
		845	*	STR R5,R4	
		846	*	SSL R5,R4	
		847	*	STR R5,R4	
		848	*	SSL R5,R4	
		849	*	STR R5,R4	
		850	*	SSL R5,R4	
		851	*	STR R5,R4	
		852	*	SSL R5,R4	
		853	*	STR R5,R4	
		854	*	SSL R5,R4	
		855	*	STR R5,R4	
		856	*	SSL R5,R4	
		857	*	STR R5,R4	
		858	*	SSL R5,R4	
		859	*	STR R5,R4	
		860	*	SSL R5,R4	
		861	*	STR R5,R4	
		862	*	SSL R5,R4	
		863	*	STR R5,R4	
		864	*	SSL R5,R4	
		865	*	STR R5,R4	
		866	*	SSL R5,R4	
		867	*	STR R5,R4	
		868	*	SSL R5,R4	
		869	*	STR R5,R4	
		870	*	SSL R5,R4	
		871	*	STR R5,R4	
		872	*	SSL R5,R4	
		873	*	STR R5,R4	
		874	*	SSL	

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
00068A	5040	D4D0		636 *	637 * ABADR, CVRFLC, ADDSUB
00068E	5050	D4D4		637 *	638 *** ABADR TAKES ADDRESS IN UNPACKED FORMAT OF INST AND
000692	5840	D4D8		638 ***	639 *** RETURNS IBM 360 ADDRESS IN IBMCORE
000696	51244			640 *	641 * ST R4,AUXSAVE
000698	4740	C082		641 *	642 * ST R5,AUXSAVE+4 SAVE REGISTERS
00069C	4150	CF9F		642 *	643 ABADR ST R5,AUXSAVE+4
0006A0	1945			644 *	645 LTR R4,R4
0006A2	4720	C082		645 *	646 BN MEMERR
0006A6	8540	0002		646 *	647 LA R4,R5
0006AA	4144	D4F0		647 *	648 BH MEMERR
0006AE	5040	D280		648 *	649 SLA R4,MIXCORE(R4)
0006B2	5840	D4D0		649 *	650 ST R4,MIXCORE
0006B6	5850	D4D4		650 *	651 LL R4,AUXSAVE
0006BA	07FE			651 *	652 BR R5,AUXSAVE+4
0006BC	900F	D478		652 *	653 RETURN
0006C0	4180	D4F0		653 *	654 RESTORE REGS
0006C4	184A			654 *	655 R4,AUXSAVE
0006C6	184B			655 *	656 R5,AUXSAVE+4
0006CC	8A4C	0002		656 *	657 * CVRFLC
0006CC	4180	0001		657 *	658 CVRFLC
0006D0	184B			658 *	659 ROI,R15,SAVEC
0006D2	4E40	D4C8		659 *	660 LR,R10
0006D6	D24F	D1E5	C128	660 *	661 SR,R11
0006DC	F342	D1EA	D4CD	660 *	662 SRA,R12
0006E2	96F0	D1EE	001E	660 *	663 SLA,R11
0006F4	580F	D478		660 *	664 SR,R11
0006FE	07FE			660 *	665 CVD MCV
000508				665 *	666 R4,PACKAREA=MGLINE(180)=CL800 LOC
0004E8				666 *	667 TON CONTINUES MCGULC WORD SIZE.
0005C6				667 *	668 UNPK OTI
0005E8				668 *	669 MSGLINE+5(5) PACKAREA+5(3).
0005F6				669 *	670 PUT MACHLISTMSGLINE
0005G6				670 *	671 R0,R15,SAVEC
0005H6				671 *	672 BR R14
0005I6				672 *	673 ADDSUB AREG <---AREG+-VREF HAS FIELD
0005J6				673 *	674 BAL R14,VREF
0005K6				674 *	675 BAL R14,VREF
0005L6				675 *	676 BAL R14,TWOCOMP
0005M6				676 *	677 LR R7,R15
0005N6				677 *	678 AREG R14,TWOCOMP
0005O6				678 *	679 BAL R14,TWOCOMP
0005P6				679 *	680 R6,R15
0005Q6				680 *	681 IC R8,R8
0005R6				681 *	682 BYTEFIVE
0005S6				682 *	683 LA R3,R1
0005T6				683 *	684 BE R8,R3
0005U6				684 *	685 INC DEC

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
		693	*		
		694	*		
		695	*		
		696	*		
		697	*		
		698	*		
		699	PUL		MULTIPLY
00072A	45E0	2508	00508		MUL A,X <-- A*V; 10 BYTE PRODUCT SET TO SAME SIGN REF HAS F(M)
000732	45E0	04E8	004E8		BAL R16^GETV
000736	45EC	2648	00648		LA R17^REF
00073A	197F	25C6	005C6		BAL R14^PACK
00073C	58F0	D288	00288		BAL R14^THOCOMP
000740	45E0	25C6	005C6		LR R15^AREG
000744	1C47	0002	00002		BAL R14^THOCOMP
000746	8F4C	0002	00002		LR R15^R15
000748	885C	0002	00002		MR R4^R7
00074C	885C	0002	00002		SLDA R4^2
000750	8A4C	0002	00002		SRL R4^2
000754	18F4	0002	00002		SRA R4^2
000758	45E0	25DE	005DE		LR R15^R4
00075A	184F	0002	00002		LR R14^RECOMP
00075C	18F5	0002	00002		LR R4^R15
00075E	45E0	25DE	005DE		LR R15^RS
000762	185F	0002	00002		LR R14^RECOMP
000764	5040	D288	00288		LR R5^R15
000768	5050	D2A4	002A4		ST R4^AREG
00076C	2468	00468	00468		ST R5^XREG
					CYCLE

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
OCC77C	4510	D4E8		721 *	
OCC77C	4508	722 *			
OCC77C	2508	723 *			
OCC77C	2648	724 *			
OCC77C	45EO	725 *			
OCC77C	189F	726 *			
OCC77C	5850	CIV			
OCC77C	D288	727			
OCC77C	0001	728			
OCC77C	8D8C	004E8			
OCC77C	0001	00648			
OCC77C	0001	00288			
OCC77C	0001	00001			
OCC77C	1959	00001			
OCC77C	472C	00001			
OCC77C	27F8	007F8			
OCC77C	1864	7355			
OCC77C	0001	7356			
OCC77C	8C8C	00001			
OCC77C	0001	7367			
OCC77C	18F9	00001			
OCC77C	25C6	005C6			
OCC77C	189F	7400			
OCC77C	1833	7412			
OCC77C	1993	7424			
OCC77C	47F8	7433			
OCC77C	5870	7445			
OCC77C	8970	00001			
OCC77C	8C6C	00001			
OCC77C	0001	7446			
OCC77C	18F5	00001			
OCC77C	45EO	005C6			
OCC77C	25C6	7448			
OCC77C	184F	005C6			
OCC77C	18F7	7500			
OCC77C	184F	005C6			
OCC77C	18F7	7501			
OCC77C	185C	005C6			
OCC77C	25C6	7502			
OCC77C	185F	00002			
OCC77C	1895C	7503			
OCC77C	0002	7545			
OCC77C	0002	00002			
OCC77C	8E4C	7546			
OCC77C	0002	00002			
OCC77C	1D49	7547			
OCC77C	18F5	005DE			
OCC77C	145E0	7548			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7549			
OCC77C	0050	00001			
OCC77C	D288	7550			
OCC77C	0001	7551			
OCC77C	8C6C	00002			
OCC77C	0002	7552			
OCC77C	8E4C	7553			
OCC77C	0002	00002			
OCC77C	1D49	7554			
OCC77C	18F5	005DE			
OCC77C	145E0	7555			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7556			
OCC77C	0050	00001			
OCC77C	D288	7557			
OCC77C	0001	7558			
OCC77C	8C6C	00002			
OCC77C	0002	7559			
OCC77C	8E4C	7560			
OCC77C	0002	00002			
OCC77C	1D49	7561			
OCC77C	18F5	005DE			
OCC77C	145E0	7562			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7563			
OCC77C	0050	00001			
OCC77C	D288	7564			
OCC77C	0001	7565			
OCC77C	8C6C	00002			
OCC77C	0002	7566			
OCC77C	8E4C	7567			
OCC77C	0002	00002			
OCC77C	1D49	7568			
OCC77C	18F5	005DE			
OCC77C	145E0	7569			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7570			
OCC77C	0050	00001			
OCC77C	D288	7571			
OCC77C	0001	7572			
OCC77C	8C6C	00002			
OCC77C	0002	7573			
OCC77C	8E4C	7574			
OCC77C	0002	00002			
OCC77C	1D49	7575			
OCC77C	18F5	005DE			
OCC77C	145E0	7576			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7577			
OCC77C	0050	00001			
OCC77C	D288	7578			
OCC77C	0001	7579			
OCC77C	8C6C	00002			
OCC77C	0002	7580			
OCC77C	8E4C	7581			
OCC77C	0002	00002			
OCC77C	1D49	7582			
OCC77C	18F5	005DE			
OCC77C	145E0	7583			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7584			
OCC77C	0050	00001			
OCC77C	D288	7585			
OCC77C	0001	7586			
OCC77C	8C6C	00002			
OCC77C	0002	7587			
OCC77C	8E4C	7588			
OCC77C	0002	00002			
OCC77C	1D49	7589			
OCC77C	18F5	005DE			
OCC77C	145E0	7590			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7591			
OCC77C	0050	00001			
OCC77C	D288	7592			
OCC77C	0001	7593			
OCC77C	8C6C	00002			
OCC77C	0002	7594			
OCC77C	8E4C	7595			
OCC77C	0002	00002			
OCC77C	1D49	7596			
OCC77C	18F5	005DE			
OCC77C	145E0	7597			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7598			
OCC77C	0050	00001			
OCC77C	D288	7599			
OCC77C	0001	7500			
OCC77C	8C6C	00002			
OCC77C	0002	7501			
OCC77C	8E4C	7502			
OCC77C	0002	00002			
OCC77C	1D49	7503			
OCC77C	18F5	005DE			
OCC77C	145E0	7504			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7505			
OCC77C	0050	00001			
OCC77C	D288	7506			
OCC77C	0001	7507			
OCC77C	8C6C	00002			
OCC77C	0002	7508			
OCC77C	8E4C	7509			
OCC77C	0002	00002			
OCC77C	1D49	750A			
OCC77C	18F5	005DE			
OCC77C	145E0	750B			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	750C			
OCC77C	0050	00001			
OCC77C	D288	750D			
OCC77C	0001	750E			
OCC77C	8C6C	00002			
OCC77C	0002	750F			
OCC77C	8E4C	7510			
OCC77C	0002	00002			
OCC77C	1D49	7511			
OCC77C	18F5	005DE			
OCC77C	145E0	7512			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7513			
OCC77C	0050	00001			
OCC77C	D288	7514			
OCC77C	0001	7515			
OCC77C	8C6C	00002			
OCC77C	0002	7516			
OCC77C	8E4C	7517			
OCC77C	0002	00002			
OCC77C	1D49	7518			
OCC77C	18F5	005DE			
OCC77C	145E0	7519			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7520			
OCC77C	0050	00001			
OCC77C	D288	7521			
OCC77C	0001	7522			
OCC77C	8C6C	00002			
OCC77C	0002	7523			
OCC77C	8E4C	7524			
OCC77C	0002	00002			
OCC77C	1D49	7525			
OCC77C	18F5	005DE			
OCC77C	145E0	7526			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7527			
OCC77C	0050	00001			
OCC77C	D288	7528			
OCC77C	0001	7529			
OCC77C	8C6C	00002			
OCC77C	0002	752A			
OCC77C	8E4C	752B			
OCC77C	0002	00002			
OCC77C	1D49	752C			
OCC77C	18F5	005DE			
OCC77C	145E0	752D			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	752E			
OCC77C	0050	00001			
OCC77C	D288	752F			
OCC77C	0001	7530			
OCC77C	8C6C	00002			
OCC77C	0002	7531			
OCC77C	8E4C	7532			
OCC77C	0002	00002			
OCC77C	1D49	7533			
OCC77C	18F5	005DE			
OCC77C	145E0	7534			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7535			
OCC77C	0050	00001			
OCC77C	D288	7536			
OCC77C	0001	7537			
OCC77C	8C6C	00002			
OCC77C	0002	7538			
OCC77C	8E4C	7539			
OCC77C	0002	00002			
OCC77C	1D49	753A			
OCC77C	18F5	005DE			
OCC77C	145E0	753B			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	753C			
OCC77C	0050	00001			
OCC77C	D288	753D			
OCC77C	0001	753E			
OCC77C	8C6C	00002			
OCC77C	0002	753F			
OCC77C	8E4C	7540			
OCC77C	0002	00002			
OCC77C	1D49	7541			
OCC77C	18F5	005DE			
OCC77C	145E0	7542			
OCC77C	25DE	005DE			
OCC77C	185F	00288			
OCC77C	00001	7543			
OCC77C	0050	00001			
OCC77C	D288	7544			
OCC77C	0001	7545			
OCC77C	8C6C	00002			
OCC77C	0002	7546			
OCC77C	8E4C	7547			
OCC77C	0002	00002			
OCC77C	1D4				

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
		775	*		***
		776	*		***
		777	*		***
		778	*		***
		779	*		***
		780	*		***
		781	*		***
		782	*		***
		783	SPEC		SPEC NUM: F=0
		784			CHAR: F=1
		785			R4, R4: F=2
		004DE			SR IC
00080C	1844	D4DE			R4, R4 BYTEFOUR
00080E	434C	0002			LA CR
000812	415C	0002			R5, R5
000816	1945				BC 21 FERRCR
000818	4720	C08A	0108A	0002	SLL *+4(R4)
00081C	854C	0002			B NUM
000820	47F4	2824	00824	0002	B CHAR
000824	47FC	28A8	008A8	0002	B ENDJOB
000828	47FO	2830	00830	0002	
00082C	47FO	22EA	002EA	0002	
		793	*		
		794	*		
		795	*		CHAR CONVERTS NUMERIC VALUE IN AREG TO 10 BYTE CHARACTER
		796	CHAR		CODE IN A-XREG SUITABLE FOR OUTPUT.
		00001	00001		LDL R5, AREG
		00001	00001		SRL R5, 1
		797	798		CVD R5, PACKAREA
		799	799		UNPK INCARD+1(10), PACKAREA
		300	300		LA R3, 30
		801	801		RS, INCARD+1
		802	802		LA R5, 10
		803	803		LA R6, 10
		804	804		SR R6, ZERO ZONE
		805	805		N1 01R5) X OF *
		806	806		IC R6, 0, R5)
		807	807		ARC R6, R3, 0, R5)
		808	808		STC R6, 0, 0, R5)
		809	809		SLA R5, 10, R5)
		810	810		BCT INCARD+1(10), 00,
		811	811		HVI R14, INCARD
		812	812		BAL R14, PACK
		813	813		RS, R15
		814	814		SLL R5, 1
		815	815		SRD L R5, 1
		816	816		STL R5, AREG
		817	817		MVC INCARD+1(15), INCARD+6 POSITION FOR PACK
		818	818		BAL R14, PACK
		819	819		R5, XREG
		820	820		LDL R4, 1
		821	821		SLR R5, R15
		822	822		SLL R5, 1
		823	823		SRD R4, 1
		824	824		ST R5, XREG
		825	825		8 CYCLE
		00468	00468		
		00469	00469		
		0046A	0046A		
		0046B	0046B		
		0046C	0046C		
		0046D	0046D		
		0046E	0046E		
		0046F	0046F		
		00470	00470		
		00471	00471		
		00472	00472		
		00473	00473		
		00474	00474		
		00475	00475		
		00476	00476		
		00477	00477		
		00478	00478		
		00479	00479		
		0047A	0047A		
		0047B	0047B		
		0047C	0047C		
		0047D	0047D		
		0047E	0047E		
		0047F	0047F		
		00480	00480		
		00481	00481		
		00482	00482		
		00483	00483		
		00484	00484		
		00485	00485		
		00486	00486		
		00487	00487		
		00488	00488		
		00489	00489		
		0048A	0048A		
		0048B	0048B		
		0048C	0048C		
		0048D	0048D		
		0048E	0048E		
		0048F	0048F		
		00490	00490		
		00491	00491		
		00492	00492		
		00493	00493		
		00494	00494		
		00495	00495		
		00496	00496		
		00497	00497		
		00498	00498		
		00499	00499		
		0049A	0049A		
		0049B	0049B		
		0049C	0049C		
		0049D	0049D		
		0049E	0049E		
		0049F	0049F		
		004A0	004A0		
		004A1	004A1		
		004A2	004A2		
		004A3	004A3		
		004A4	004A4		
		004A5	004A5		
		004A6	004A6		
		004A7	004A7		
		004A8	004A8		
		004A9	004A9		
		004AA	004AA		
		004AB	004AB		
		004AC	004AC		
		004AD	004AD		
		004AE	004AE		
		004AF	004AF		
		004B0	004B0		
		004B1	004B1		
		004B2	004B2		
		004B3	004B3		
		004B4	004B4		
		004B5	004B5		
		004B6	004B6		
		004B7	004B7		
		004B8	004B8		
		004B9	004B9		
		004BA	004BA		
		004BB	004BB		
		004BC	004BC		
		004BD	004BD		
		004BE	004BE		
		004BF	004BF		
		004C0	004C0		
		004C1	004C1		
		004C2	004C2		
		004C3	004C3		
		004C4	004C4		
		004C5	004C5		
		004C6	004C6		
		004C7	004C7		
		004C8	004C8		
		004C9	004C9		
		004CA	004CA		
		004CB	004CB		
		004CC	004CC		
		004CD	004CD		
		004CE	004CE		
		004CF	004CF		
		004D0	004D0		
		004D1	004D1		
		004D2	004D2		
		004D3	004D3		
		004D4	004D4		
		004D5	004D5		
		004D6	004D6		
		004D7	004D7		
		004D8	004D8		
		004D9	004D9		
		004DA	004DA		
		004DB	004DB		
		004DC	004DC		
		004DD	004DD		
		004DE	004DE		
		004DF	004DF		
		004E0	004E0		
		004E1	004E1		
		004E2	004E2		
		004E3	004E3		
		004E4	004E4		
		004E5	004E5		
		004E6	004E6		
		004E7	004E7		
		004E8	004E8		
		004E9	004E9		
		004EA	004EA		
		004EB	004EB		
		004EC	004EC		
		004ED	004ED		
		004EE	004EE		
		004EF	004EF		
		004F0	004F0		
		004F1	004F1		
		004F2	004F2		
		004F3	004F3		
		004F4	004F4		
		004F5	004F5		
		004F6	004F6		
		004F7	004F7		
		004F8	004F8		
		004F9	004F9		
		004FA	004FA		
		004FB	004FB		
		004FC	004FC		
		004FD	004FD		
		004FE	004FE		
		004FF	004FF		
		00400	00400		
		00401	00401		
		00402	00402		
		00403	00403		
		00404	00404		
		00405	00405		
		00406	00406		
		00407	00407		
		00408	00408		
		00409	00409		
		0040A	0040A		
		0040B	0040B		
		0040C	0040C		
		0040D	0040D		
		0040E	0040E		
		0040F	0040F		
		00410	00410		
		00411	00411		
		00412	00412		
		00413	00413		
		00414	00414		
		00415	00415		
		00416	00416		
		00417	00417		
		00418	00418		
		00419	00419		
		0041A	0041A		
		0041B	0041B		
		0041C	0041C		
		0041D	0041D		
		0041E	0041E		
		0041F	0041F		
		00420	00420		
		00421	00421		
		00422	00422		
		00423	00423		
		00424	00424		
		00425	00425		
		00426	00426		
		00427	00427		
		00428	00428		
		00429	00429		
		0042A	0042A		
		0042B	0042B		
		0042C	0042C		
		0042D	0042D		
		0042E	0042E		
		0042F	0042F		
		00430	00430		
		00431	00431		
		00432	00432		
		00433	00433		
		00434	00434		
		00435	00435		
		00436	00436		
		00437	00437		
		00438	00438		
		00439	00439		
		0043A	0043A		
		0043B	0043B		
		0043C	0043C		
		0043D	0043D		
		0043E	0043E		
		0043F	0043F		
		00440	00440		
		00441	00441		
		00442	00442		
		00443	00443		
		00444	00444		
		00445	00445		
		00446	00446		
		00447	00447		
		00448	00448		
		00449	00449		
		0044A	0044A		
		0044B	0044B		
		0044C	0044C		
		0044D	0044D		
		00			

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STM	SOURCE STATEMENT
00097E	1B44	D4E0	004E0	888	SR R4 R4 R4 PSIGN
OCCS8C	4340	0001	00001	889	IC R4 PSIGN
OCC98C	8950	00C1	00001	890	SLL R5 P1
OCC988	8C40	D288	00288	891	SRDL R4 P1
OCC98C	5050	D288	00288	892	ST R5 AREG
OCC98C	47F9	2468	00468	893	CYCLE
OCC994	F8D7	D26A	D4C8	894	MODULE
OCC994	FC05	D26A	0026A	895	ZAP QUOREM(14),PACKAREA
OCC9AO	45F0	C1EE	0026A	895	DP QUOREM(14),MAXNC
OCC9AO	45F0	268C	0068C	896	BAL R14,CVERFLC
OCC9A4	F875	D272	C04C8	00272	ZAP PACKAREA(8),CUCREM#8(6)
OCC9AA	9201	D279	00279	897	WVI OTOG,X'01'
OCCSAE	47F0	297A		0097A	E TCBIN

APPENDIX C: ASSEMBLED PROGRAM LISTING*****									
LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SCLRCE STATEMENT				
901	*								
902	*								
903	*								
904	*								
905	*								
906	*								
907	*								
908	SHIFT	004DE	00005	908	SHIFT F INDICATES TYPE SHIFT. BOTH A & X PARTICIPATED IN CIRCULATING SHIFTS. REG SIGNS ARE NOT AFFECTED.				
909		00005	910	909	R8,RB BYTEFCUR GET F				
910		911	0108A	911	R3,5 CR R3				
911		004D8	004D8	912	R8,RB FERRCR BH R5,WXLCC GET AA				
912				913	R4,R4 CR R4,R4 BNH R15,AREG				
913				914	R15,AREG R14,JUNPACK BAL R15,XREG				
914				915	R14,JUNPACK BAL R14,VREF XREG IN VREF				
915				916	MEMERR R15,AREG R14,VREF				
916				917	0> M? R15,AREG R14,VREF				
917				918	FETCH+ AREG R15,AREG R14,VREF				
918				919	AREG IN MREF R15,AREG R14,VREF				
919				920	FETCH+ XREG R15,AREG R14,VREF				
920				921	XREG IN VREF INCARD+10,X'00' ZERO WORK AREA				
921				922	INCARD+10,(25),INCARD+10,MVC INCARD+20(5),MCNE				
922				923	INCARD+10,(25),INCARD+25(5),MCNE				
923				924	INCARD+25(5),MCNE INCARD+25(5),MCNE				
924				925	INCARD+25(5),MCNE INCARD+25(5),MCNE				
925				926	INCARD+25(5),MCNE INCARD+25(5),MCNE				
926				927	INCARD+25(5),MCNE INCARD+25(5),MCNE				
927				928	INCARD+25(5),MCNE INCARD+25(5),MCNE				
928				929	*4(R8) SLA				
929				930	SLA				
930				931	SLAX				
931				932	SLAX				
932				933	SLC				
933				934	SLC				
934				935	* SLA				
935				936	R3,5 R3				
936				937	AREGZERC BNL INCARD+25(5),INCARD+10				
937				938	BNL INCARD+25(5),INCARD+10 R6,INCARD+15(R5)				
938				939	MVC LA MVC R14,MREF				
939				940	0011A 00124 000000 000000 R14,PACK				
940				941	0011E 00125 000000 000000 R14,PACK				
941				942	0011F 00126 000000 000000 R14,PACK				
942				943	00120 00127 000000 000000 R14,PACK				
943				944	00121 00128 000000 000000 R14,PACK				
944				945	00122 00129 000000 000000 R14,PACK				
945				946	* SR4				
946				947	R3,B				
947				948	R5,R3				
948				949	AREGZERC BNL INCARD+25(5),INCARD+10				
949				950	R3,R5 SR4				
950				951	BNL MVC LA MVC R14,MREF				
951				952	0011F 00126 000000 000000 R14,PACK				
952				953	0011G 00127 000000 000000 R14,PACK				
953				954	0011H 00128 000000 000000 R14,PACK				
954				955	0011I 00129 000000 000000 R14,PACK				
955				956	00120 00130 000000 000000 R14,PACK				
956				957	00121 00131 000000 000000 R14,PACK				
957				958	* SLA				
958				959	SLA				
959				960	CR				

***** APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000CA78	4780 2816	00B16		961	BNL REGSZERC
000CA7C	4165 D124	00124		962	R6 INCARD+20(R5)
000CA80	D204 D4E1	6000 004E1	00000	963	MCNE(5),5(R6)
000CA84	D204 D4E9	6005 004E5	00005	964	MOVE AREG FOR PACK
000CA88	D110 D4E0			965	VVC(MCNE(5),5(R6))
000CA8C	D110 D4E9			966	MOVE AREG FOR PACK
000CA90	45F0 0288			967	R14*REF
000CA94	50F0 0288			968	R14*PACK
000CA98	4110 04E8			969	R15*REF
000CA9C	45F0 02A4			970	R15*AREG
000AA0	50F0 02A4			971	R14*PACK
000AA4	47F0 2468			972	R15*XREG CYCLE
000AA8	4130 00CA	0000A		973	* SRAX
000AAC	1953			974	LA CRL
000AB2	4780 2816	00B16		975	BNL R5,R3
000AB4	1835 00CA			976	R3,RS INCARD+10(R5)
000AB8	4165 D11A	0011A		977	R6 INCARD+10(R5)
000ABE	D204 D4E1	6000 004E1	00000	978	SHIFT ADDRESS
000AC4	47F0 2A8C	6005 004E9	00005	979	MOVE AREG FOR PACK
000AC8	4130 00CA	0000A		980	PKSTORE
000ACB	1853			981	* SLC
000AD0	47A0 2ACC	00ACC		982	LA SR
000AD4	1A53			983	SR R5,R3
000AD8	D209 D12E	00124		984	R5,R3*-2
000AE2	4165 D124	0012E	00124	985	RESTORE TO PLUS
000AE6	D204 D4E1	6000 004E1	00000	986	INCARD+30(10) INCARD+20
000AEA	D204 D4E9	6005 004E9	00005	987	INCARD+30(10) INCARD+20
000AF4	47F0 2A8C	00A8C		988	VONE(5),5(R6)
000AEF	4130 00CA	0000A		989	PKSTORE
000AF8	1A53			990	* SRC
000AFB	47A0 2AF2	00AF2		991	LA SR
000B00	1835			992	R5,R3
000B02	4163 D11A	0011A	00124	993	R5,R3*-2
000B06	D204 D4E1	6000 004E1	00000	994	INCARD+10(10) INCARD+20
000B0C	D204 D4E9	6005 004E9	00005	995	EXTEND ON LEFT
000B12	47F0 2A8C	00A8C		996	INCARD+10(R3)
000B16	5870 D2A4			997	R6 INCARD+10(R3)
000B1A	8D60 0001			998	MCNE(5),5(R6)
000B1E	1B77 0001			999	MOVE AREG
000B20	8C60 0001			1000	R6 INCARD+10(R3)
000B24	5070 02A4			1001	REGSZERC
000B28	5870 D288			1002	RT,XREG
000B2C	8D60 0001			1003	SLDL R6,1
000B30	1B77 0001			1004	SRDL R7,R7
000B32	8C60 0001			1005	RT,XREG
000B36	5070 D288			1006	SLDL R6,1
000B3A	47F0 2468			1007	REGSZERO
000B3E	5070 02A4			1008	RT,XREG
000B40	5870 D288			1009	SRDL R6,1
000B44	8D60 0001			1010	RT,XREG
000B48	1B77 0001			1011	SAVE SIGN
000B52	8C60 0001			1012	RESTORE SIGN
000B56	5070 D288			1013	CYCLE

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000B7E	45E0	250B		1039 *	
000B82	4110	D4EB		1040 *	
000B86	45E0	264B		1041 *	
00CB8A	50F0	D24B		1042 *	
000B8E	47FC	246B		1043 *	
000B92	45E0	250B		1044 LDA	***** AREG <--- F(M) *****
00CB96	4110	D4EB		1045 * 00508	LD A R14, GET V
00CB9A	45E0	264B		1046 004E8	LA R11, VREF
00CB9E	485F	264B		1047 002B8	BAL R15, AREG
00CBA0	8D4C	0001		1048 002B8	ST BC 15,CYCLE
000BAA4	895C	0001		1049 00468	LOI R14, GET V
000BAA8	4130	CFFF		1050 * 0050B	F(M)
000BAC	1953			1051 LDI	PROCESS F(M)
000CBAE	4720	CC92		1052 004E8	RI4, GET V
000CB92	855C	C001		1053 00648	LA R11, VREF
000CB96	8C4C	0001		1054 1054	BAL R14, PACK
000BBA4	1833	D4DF		1055 1055	LR R5, R15
000BBCA	4230	4230		1056 00001	R4, R1
000BC0	4160	0008		1057 00FF	SRL R5, 1
000BC4	18316			1058 01092	LA R3, 1095
000CBC6	8930	00C2		1059 00001	CR R5, R3
000BCA	5053	0288		1060 0001	2\$IZERROR
000BCE	47F0	246B		1061 00001	SLL R5, 1
000BD2	45EC	250B		1062 00001	SR R4, 1
00CB06	4110	D4EB		1063 004DF	R3, R3
000BCA	45E0	264B		1064 00008	IC R3, BYTETRUE
000BDE	47F0	246B		1065 00002	LA R6, 8
000BE2	47F0	246B		1066 00288	SR R3, R6
				1067 00468	SLL R3, 2
				1068 00508	R5, 2REG(R3)
				1069 * 0050B	ST BC 15,CYCLE
				1070 LDX 1071	XREG <--- F(M)
				1072 00648	LD X R14, GET V
				1073 002A4	LA R11, VREF
				1074 00468	BAL R14, PACK
				1075 00468	ST BC 15,CYCLE

***** APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
				1076 *	
				1077 *	
				1078 *	
				1079 *	
				1080 *	LCAC NEGATIVES
				1081	LDAN AREG <--- -F(M)
				1082 LDAN	PRCESS F(M)
				1083 X1	REVERSE SIGN
000BE6	45E0	2508	004E8	00508	BAL R14,GETV
000BEA	9701	D4E8			X1 VREF,01.
00CBE6	4110	D4E8			BAL R14,PACK
000BF2	45E0	2648			ST R15,CYCLE
000BF6	50F0	D288			BAL R14,AREG
00CBFA	47F0	2468			LDIN IREG <--- -F(M)
00CBFE	45E0	2508	0C4E8	00508	LDIN R14,GETV
000C02	9701	D4E8			X1 VSIGN,X01.
000C06	4110	D4E8			BAL R14,VREF
000C0A	45E0	2648			LR R14,PACK
000C0C	185F				LR R15
00CCC1C	8D40	0001			SLDL R4,1
000C14	885C	0001			SRL R5,1
000C18	4130	0FFF			LA R3,4095
000C0C1C	1953				CR R5,R3
000C0C1E	472C	C092			CSIZERCR R2,1
000CC22	895C	0CC1			SLL R4,1
000CC26	8C40	0001			SR R3,R3
000CC2A	1B33	3			IC R3,BYTEFIVE R6,16
000CC2C	433C	D4DF			LA R3,R6
000CC30	4160	C010			SRL R3,R6
000CC34	1B36				SLL R3,R2
000CC36	893C	0002			ST R5,AREG(R3)
000CC3A	5053	D288			BC 15,CYCLE
000CC3E	47FC	2468			<---
000CC42	45EC	2508	0C4E8	00508	LDXN BAL R14,GETV
000CC46	9701	D4E8			X1 VSIGN,X01.
000CC4A	411C	D4E8			BAL R14,VREF
000CC4E	45EC	2648			ST R15,CYCLE
000CC52	50F0	D2A4			BC 15,CYCLE
000CC56	47F0	2468			

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0000C5E	45EO 2598	00566	1116 *	1116 *	
0000C62	4B44 04DF	00598	1119 *	1119 *	
0000C64	4150 0018	004DF	1120 *	1120 *	STCRE
0000C68	1B45	00018	1121 *	1121 *	STORE F(M) <--- AREG, XREG, IREG, ETC
0000C6C	894C 0002	00002	1122 *	1122 *	BAL R14,FCHECK
0000C6E	D8F4 D2B8	00022	1123 *	1123 *	SR R14,MEMORY
0000C70	56F7 0028	00288	1124 *	1124 *	IC R4,BYTEFIVE
0000C72	4110 00EF8	004EF8	1125 *	1125 *	LA R5,24
0000C74	45E0 25FC	005FC	1126 *	1126 *	CP CODE-24
0000C76	1B55	0027B	1127 *	1127 *	SLL R4,2
0000C78	1B50 D27B	0027C	1128 *	1128 *	R15,ARREG(R4)
0000C80	4350 C27C	0027C	1129 *	1129 *	LA R14,VREG
0000C82	1B33	0027C	1130 *	1130 *	BAL R14,VUNPACK
0000C84	1B33	0027C	1131 *	1131 *	SR R5,R4
0000C86	1B44	0027C	1132 *	1132 *	RS R5,R5
0000C88	4770 2CA6	000A6	1133 *	1133 *	IC R4,LEFT
0000C8E	4770 D4E8	004E8	1134 *	1134 *	IC R3,R3
0000C90	4230 D4E0	004E0	1135 *	1135 *	SR R4,R3
0000C92	4194 1B33	000BA	1136 *	1136 *	CR R4,R3
0000C94	1B33	000BA	1137 *	1137 *	CR R4,R3
0000C96	4194 2CB4	00001	1138 *	1138 *	CR R5,R3
0000C98	4194 4001	0004E0	1139 *	1139 *	BE SIGALONE
0000CA0	4164 0005	00005	1140 *	1140 *	IC R3,VSIGN
0000CA2	4164 0005	00005	1141 *	1141 *	STC R3,VSIGN
0000CA4	4180 0005	00005	1142 *	1142 *	SR R5,R3
0000CA6	4180 1B54	000BA	1143 *	1143 *	BE SIGALONE
0000CA8	1B54	000BA	1144 *	1144 *	LA R4,1{0(R4)}
0000CB0	1B85 04EB	004E8	1145 *	1145 *	LA R6,1{REF(R4)}
0000CB2	4450 2CD2	000D8	1146 *	1146 *	LA R8,5
0000CB4	4110 04E0	000E0	1147 *	1147 *	SR R5,R4
0000CB6	4450 264B	0064F	1148 *	1148 *	SR R8,1{REF(R8)}
0000CB8	4450 264B	0064F	1149 *	1149 *	LA R5,AMOVE
0000CBA	4450 264B	0064F	1150 *	1150 *	EX R14,AREF
0000CBB	5630 D4D8	004D8	1151 *	1151 *	BAL R14,PACK
0000CC3	6930 0002	00002	1152 *	1152 *	LL R3,1{XLCC}
0000CC5	50F3 D4F0	004F0	1153 *	1153 *	SLL R3,2
0000CC7	47F0 2468	00468	1154 *	1154 *	R15,MIXCCRE(R3)
0000CC9	2468 0000	00000	1155 *	1155 *	ST BC 150,CYCLE
0000CCB	0200 6000	00000	1156 *	1156 *	AMCWE R10,R6,0(R8)

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT	CCDE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
					1159 *	
					1160 *	
					1161 *	*** ICC, IN
					1162 *	*****
					1163 *	*****
					1164 *	*****
					1165 ICC	IOC CONTROL DEPENDS ON DEVICE USED
					00012	SR R4
					004DE	R5 * 18
					1166	IC
					1167	R4 * BYTEFCUR
					1168	GET F
					1169	CR R5
					0109A	ICERROR
					004D8	R5 * MIXLCC
					00001	SLL R5
					1170	LTR
					1171	71 ICERRCR
					1172	MIXGUTC(1,132), MIXOUTC(1,
					1173	MIXGUTC(1,132), MIXOUTC(1,
					1174	MV1
					1175	MVC
					1176	MVI
					1177	PUT
					1178	MIXLIST, MIXCUT
					1179	CYCLE
					1180	
					1181	
					1182	
					1183 *	
					1184 *	
					1185 *	
					1186 N	IN
					1187	CHARACTER CCDE IN 16 WORDS
					1188	STARTING AT LOCATION N
					1189	SR R4
					1190	R5 * 16
					1191	IC
					1192	R4 * BYTEFCUR
					1193	GET
					1194	ICERROR
					1195	MIXINPUT, INCARD
					1196	MSIGN(1,0)
					1197	TR
					1198	INCARD(80), INCODE
					1199	R14 * ABACR
					1200	BAL
					1201	R4 * 18 * CCRC
					1202	R5 * 16
					1203	LA
					1204	R6 * INCARD
					1205	MCNE(15) * 0(R6)
					1206	BAL
					1207	R14 * MREF
					1208	ST
					1209	R15 * 0(R4)
					1210	LA
					1211	R6 * 5(0, R6)
					1212	INC 360 ADDRESS
					1213	INC CARD COLUMN
					1214	16 WORDS DONE
					1215	CYCLE
					1216	
					1217	
					1218	
					1219	
					1220	
					1221	
					1222	
					1223	
					1224	
					1225	
					1226	
					1227	
					1228	
					1229	
					1230	
					1231	
					1232	
					1233	
					1234	
					1235	
					1236	
					1237	
					1238	
					1239	
					1240	
					1241	
					1242	
					1243	
					1244	
					1245	
					1246	
					1247	
					1248	
					1249	
					1250	
					1251	
					1252	
					1253	
					1254	
					1255	
					1256	
					1257	
					1258	
					1259	
					1260	
					1261	
					1262	
					1263	
					1264	
					1265	
					1266	
					1267	
					1268	
					1269	
					1270	
					1271	
					1272	
					1273	
					1274	
					1275	
					1276	
					1277	
					1278	
					1279	
					1280	
					1281	
					1282	
					1283	
					1284	
					1285	
					1286	
					1287	
					1288	
					1289	
					1290	
					1291	
					1292	
					1293	
					1294	
					1295	
					1296	
					1297	
					1298	
					1299	
					1300	
					1301	
					1302	
					1303	
					1304	
					1305	
					1306	
					1307	
					1308	
					1309	
					1310	
					1311	
					1312	
					1313	
					1314	
					1315	
					1316	
					1317	
					1318	
					1319	
					1320	
					1321	
					1322	
					1323	
					1324	
					1325	
					1326	
					1327	
					1328	
					1329	
					1330	
					1331	
					1332	
					1333	
					1334	
					1335	
					1336	
					1337	
					1338	
					1339	
					1340	
					1341	
					1342	
					1343	
					1344	
					1345	
					1346	
					1347	
					1348	
					1349	
					1350	
					1351	
					1352	
					1353	
					1354	
					1355	
					1356	
					1357	
					1358	
					1359	
					1360	
					1361	
					1362	
					1363	
					1364	
					1365	
					1366	
					1367	
					1368	
					1369	
					1370	
					1371	
					1372	
					1373	
					1374	
					1375	
					1376	
					1377	
					1378	
					1379	
					1380	
					1381	
					1382	
					1383	
					1384	
					1385	
					1386	
					1387	
					1388	
					1389	
					1390	
					1391	
					1392	
					1393	
					1394	
					1395	
					1396	
					1397	
					1398	
					1399	
					1400	
					1401	
					1402	
					1403	
					1404	
					1405	
					1406	
					1407	
					1408	
					1409	
					1410	
					1411	
					1412	
					1413	
					1414	
					1415	
					1416	
					1417	
					1418	
					1419	
					1420	
					1421	
					1422	
					1423	
					1424	
					1425	
					1426	
					1427	
					1428	
					1429	
					1430	
					1431	
					1432	
					1433	
					1434	
					1435	
					1436	
					1437	
					1438	
					1439	
					1440	
					1441	
					1442	
					1443	
					1444	
					1445	
					1446	
					1447	
					1448	
					1449	
					1450	
					1451	
					1452	
					1453	
					1454	
					1455</td	

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000D070	1B44			1212 *	*****
000D072	C012			1213 *	*****
000D074	D4DE			1214 *	*****
000D076	4340			1215 *	*****
000D078	1945			1216 *	CUT PRINTS OUT CHARACTER EQUIVALENT OF MIX CODE IN 24 WORDS STARTING AT ^M ZERO
000D07A	4770			1217 *	SR R4,R4
000D07C	45E0			1218 CUT	LA R5,18
000D07E	C09A				TC R4,BYTEFCUR
000D080	268A	0109A	01222		CR R4,R5
000D082	D280	0068A	01223		BNE IC ERROR
000D084	9240	00280	01224		BAL R4,IBNCRCRE
000D086	D283	CC160	01225		R4,MIXOUT+C,
000D088	D161	00160	01226		NYC MIXOUT+1, MIXOUT+2, MIXOUT+3, MIXOUT+4, ADDRESS OUTPUT LINE
000D08A	D160	00161	01227		LA R6,MIXOUT+1 WORD COUNTER
000D092	4160	0161	00161		LA R5,24 R15,0(0,R4)
000D094	4150	0018	00162		R14,REF R14,MREF R15,MREF PARM FOR UNPACK
000D096	58FC	4000	00000		LA R14,UNPACK NYC MCNE(5) * INC CCE
000D098	4110	0230	00000		LA R14,UNPACK NYC O(5,R6) * NONE
000D09A	D4EO	004EF	01231		LA R14,UNPACK NYC R4,4(0,R4)
000D09C	425FC	01232	005FC		LA R14,UNPACK NYC R4,5(0,R6)
000D09E	445E	01501	01233		LA R14,UNPACK NYC R5,6(0,R6)
000D0A0	D0C4	C501	0C4E1		TR GETWORD MACHLIST, MIXOUT CYCLE 8
000D0A2	D4E1	0C0CC	004E1		004E68 00468
000D0A4	D204	6000	004E1		00468 00468
000D0A6	D204	6000	00004		00468 00468
000D0A8	4160	4004	00004		00468 00468
000D0AA	4160	6005	00005		00468 00468
000D0AC	465C	2D9A	0009A		00468 00468
000D0AD	465C	2D9A	00468		00468 00468

***** APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
				1245	
				1246	*
				1248	*
				1250	*
				1251	*
				1253	*
				1254	*
				1255	*
				1256	*
				1257	*
				1258	*
				1259	*
				1260	JUMP
				004DE	00009
				000CD00	D4DE
				000CDD2	0009
				000CDDCA	1945
				000CDDCC	4720
				000CDDCE	CC8A
				000CDDCE0	894C
				000CDDCE4	0002
				000CDDCE8	2DE8
				000CDDCF0	47F4
				000CDDCF4	2E86
				000CDDCF8	47F0
				000CDDFC0	2E10
				000CDDFC4	2E20
				000CDDFC8	47F0
				000CDDFC0	2E30
				000CDDFC4	2E3C
				000CDDFC8	47F0
				000CCE00	2E48
				000CCE04	47FC
				000CCE08	2E60
				000CCE0C	47FC
				000CCE10	9500
				000CCE14	4780
				000CCE18	9200
				000CCE20	47F0
				000CCE24	9500
				000CCE28	478C
				000CCE2C	9200
				000CCE30	47F0
				000CCE34	9502
				000CCE38	4780
				000CCE3C	9500
				000CCE44	47F0
				000CCE48	9501
				000CCE52	47A
				000CCE56	4780
				000CCE60	2468
				000CCE64	47F0
				000CCE68	2468
				000CCE72	4780
				000CCE76	2468
				000CCE80	47F0
				000CCE84	2468
				000CCE88	4780
				000CCE92	2468
				000CCE96	47F0
				000CCEA0	2468
				000CCEA4	4780
				000CCEA8	2468
				000CCEB2	47F0
				000CCEB6	2468
				000CCEB8	4780
				000CCEC2	2468
				000CCEC6	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	4780
				000CCEC8	2468
				000CCEC4	47F0
				000CCEC8	2468
				000CCEC4	

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ACCR1	ACCR2	STMT	SOURCE STATEMENT	LOCATION
000E7E	8BA0 0002	00002	1305		SRL	R10,2
000E82	50AC D2A8	002A8	1306		ST	R10,JREG
000E86	45E0 268A	0068A	1307	JREGCK	BAL	R14,ABACR
000E8A	58A0 C280	00280	1308			R10,IBMCRE
000E8E	47F0 2468	00468	1309		BC	15,CYCLE

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000F18	4340	D40E	*	1364 *	*****
000CF1E	415C	00C3	*	1365 *	***** REGPS
000CF22	1945	CC8A	*	1367 *	***** REGPS THE ADDRESS M IS USED AS A SIGNED NUMBER TO MODIFY
0000F24	4720	D4D8	*	1368 *	***** THE REGISTER COUNTS DEPENDING ON F.
0000F28	58F0	0108A	*	1369 *	F=0: INC
0000F2C	45E0	004D8	*	1370 *	F=1: DEC
0000F3C	187F	005C6	*	1371 *	F=2: ENT
0000F32	1855	004DF	*	1373 *	F=3: ENT
0000F34	4350	004DF	*	1374 *	R4^R4 BYTEFOUR
0000F38	4130	00030	*	1375 *	R5^R5
0000F3E	8953	00030	*	1376 *	LA
0000F42	58F5	00002	*	1377 *	CR
0000F44	45E0	00288	*	1378 *	BH
0000F4A	186E	005C6	*	1379 *	BAL
0000F4C	1894C	00002	*	1380 *	LR
0000F4E	0002	00002	*	1381 *	SR
0000F54	47F4	00054	*	1382 *	TC
0000F58	47FF0	00F74	*	1383 *	R3^BYTEFIVE
0000F60	47F0	00F70	*	1384 *	R3^R3
0000F62	1337	00F64	*	1385 *	SR
0000F64	1673	0005E	*	1386 *	SR
0000F66	45E0	005DE	*	1387 *	SR
0000F6A	167F	00FCA	*	1388 *	SR
0000F70	1337	0001	*	1389 *	DEC
0000F72	1873	14001	*	1390 *	LCR
0000F74	1A76	1403	*	1391 *	SR
0000F76	1B33	1404	*	1392 *	AR
0000F78	1953	1405	*	1393 *	CR
0000F7A	47F0	1406	*	1394 *	SR
0000F7E	4130	1407	*	1395 *	SR
0000F82	1953	0022	*	1396 *	CR
0000F84	47F0	2FA6	*	1397 *	LA
0000F88	4130	0FFF	*	1398 *	CHECKA
0000F8C	1973	00FA6	*	1399 *	LA
0000F9E	47F0	0FFF	*	1400 *	CHECKA
0000F92	1163	01092	*	1401 *	LA
0000F94	1978	1413	*	1402 *	R3^R3
0000F96	4740	092	*	1403 *	SR
0000F9A	1674	01092	*	1404 *	SR
0000F9C	1857C	05DE	*	1405 *	BL
0000FAC	187F	00FCA	*	1406 *	SR
0000FAB	47F0	1420	*	1407 *	SR
0000FAD	18F7	005DE	*	1408 *	SR
0000FAC	185E0	005DE	*	1409 *	SR
0000FAC	187F	1422	*	1410 *	SR
0000FAC	187F	1423	*	1411 *	SR
0000FAC	185E0	005DE	*	1412 *	SR
0000FAC	187F	1424	*	1413 *	SR
0000FAC	185E0	005DE	*	1414 *	SR
0000FAC	187F	1425	*	1415 *	SR
0000FAC	185E0	005DE	*	1416 *	SR
0000FAC	187F	1426	*	1417 *	SR
0000FAC	185E0	005DE	*	1418 *	SR
0000FAC	187F	1427	*	1419 *	SR
0000FAC	185E0	005DE	*	1420 *	SR
0000FAC	187F	1428	*	1421 *	SR
0000FAC	185E0	005DE	*	1422 *	SR
0000FAC	187F	1429	*	1423 *	SR

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CCCE	ACDR1	ADDR2	STMT	SOURCE STATEMENT
00CFAE	5070	D4C8	004C8	1424	R7'PACKAREA
000FB82	9140	D4C8	C4CE	1425	ST'PACKAREA,B.010C0000.
00CFB6	4780	2FC8	00FCA	1426	TW'PACKAREA,B.010C0000.
00CFBA	9201	D279	0C279	1427	BC'PACKAREA,B.010C0000.
00CFBA	8970	D279		1427	ST'PACKAREA,B.010C0000.
000FCB2	0002	0002		1428	BC'PACKAREA,B.010C0000.
000FC2	8870	0002	00002	1429	ST'PACKAREA,B.010C0000.
000FC2	8870	0002	00002	1429	BC'PACKAREA,B.010C0000.
000FC6	45E0	26BC	006BC	1430	BC'PACKAREA,B.010C0000.
000FC6	5075	D288	00288	1431	STCRIT
000FCA	47F0	D288	00468	1432	BAL'R14'CYRFCLC
000FCE					ST'R7'AREG(R5)
					CYCLE

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT	CCDE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
					1434 *	*****
					1435 *	*****
					1436 *	*****
					1437 *	*****
					1438 *	*****
					1439 *	*****
					1440 *	*****
					1441 *	*****
					1442 *	*****
					1443 *	*****
					1444 CCFARE	*****
					00508	CCMPARE F(REG) : F(M)
					004E8	F(REG) > F(M) : CCMP1 = BL1, COOCOC1,
					006E8	F(REG) < F(M) : CCMP1 = BL1, COOCOC0C,
					005C6	F(REG) = F(M) : CCMP1 = BL1, 00CCCO00,
					005C6	ACTE: +0 = -0 F(M) IN VREF
					005C6	R14,VREF R14,PACK
					005C6	R14,TWOCOMP
					005C6	R14,R15
					005C6	R4 HAS PACKED F(M)
					005C6	ZERO CP CODE
					005C6	R5,BYTEFIVE
					005C6	R3,56
					005C6	R5,R3
					005C6	CP CODE - 56 = 0,1,2,...
					005C6	R5,2AREG(R5)
					005C6	R15,R5
					005C6	CONTENTS OF DESIRED REG
					005C6	PARMS FOR UNPACK
					005C6	MREF HAS UNPACKED REG
					005C6	VREF GETS F(REG)
					005C6	PACK THE FIELD
					005C6	R14,TWOCOMP
					005C6	R5,R4
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,TWOCOMP
					005C6	R5,R4
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					005C6	R14,UNPACK
					005C6	R14,GETREGV
					005C6	R14,VREF
					005C6	R14,PACK
					005C6	R14,PREF
					00	

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
1477	*				
1478	*				
1479	*				
1480	*				
1481	*				
1482	EMSGA			LA R15,4	SET ERROR CODES
000004				RSOUT	ERROR CODE TO R15
000090				R15,8	
000326	1483			RSOUT	
000326	1484			R15,12	
000008	1485			RSOUT	
000090	1486			R15,16	
000326	1487			RSOUT	
00000C	1488			R15,12	
000090	1489			RSOUT	
000326	1490			R15,16	
000010	1491			RSOUT	
000326	1492			R15,16	
000090	1493			RSOUT	
000326	1494			R15,132	
000084	1494			RSOUT	
000326	1495			R15,136	
000088	1495			RSOUT	
000326	1497			R15,140	
00008C	1498			RSOUT	
000326	1499			R15,144	
000090	1500			RSOUT	
000326	1501			R15,148	
000094	1502			RSOUT	
000326	1503			R15,152	
000098	1504			RSOUT	
000326	1505		*		
000105	1506		*		
000108	1507		*		
000108	1508		*		
000108	1509		*		
000109	1510		*		
000109	1511		*		
000109	1512		*		
000109	1513		*		
000109	1514		*		
000109	1515		*		
000109	1516		DUMMY	DCB	DNNAME=MIXINPUT,BLKSIZE=80,DESCRG=PS,MACRF=(GM),RECFM=F,L*
000117	1C				RECL=80,EDDAD=WEOF

LTCRG =C'MACHLIST'.
 =CL120' EXECUTION TIME UNITS:'.
 =CL80' LCC WORD SIZE: ARITHMETIC OVERFLOW, EXECUTION CONTINUEX
 S MODULUS WORD SIZE:
 =F'20000'.
 =H'133'.
 =B'0000000001010000'.
 =C'LCC'.
 =P'1'.
 =B'10000100'.
 DNNAME=MIXINPUT,BLKSIZE=80,DESCRG=PS,MACRF=(GM),RECFM=F,L*

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0011E8	F6F3			1574 *	
0011EE	F4FFC9F5			1575 *	MESSAGES AND CONSTANTS
0011F4	C3C6C3404C4C4040			1576 *	
0012F4	F05C5C5C5D5D5D6			1577 *	
0012A2	404C404040404040			1578 * BYTESIZE	DC C'63'
0012A2	D4C5E740D4C4040			1579 ACMAX	DC C'4095'
0012A2	C9D5E5C1D3C9C440			1580 PLCC	PL6-1073741823*
0012FA	C9D5E5C1D3C9C440			1581 PBLANK	DC C'LDC* ERROR : EXECUTION TERMINATED!
00132S	E6D6CSC440C3D6E4			1582 PHEADER	CL132 *
00135F	C9D5E5C1D3C9C440			1583 PHEAD	C'MIX MACHINE LANGUAGE LISTING' IN COLUMN 7-10; NOT IN RANGE 0-3999.
001388	D6076BC66B060940			1584 PSCBA	C'INVALID LOCATION IN COLUMN 6-7. NOT IN RANGE 0-7.'
0013D2	F0C5E7C5CE4E3C9			1585 PSCB	C'WORD COUNT NOT CONSISTENT WITH NUMBER OF WORDS ON CARDX
0014C1	F0C3C109C44CDSC5			1586 PSCG	CL132 *
001434	C9C3D3C5C7C1D340			1587 PSCG	C'INVALID CHARACTER OR SIGN PUNCHED ON CARD'
001461	C5C6C6C5C3E3C9E5			1588 PSCGE	C'OP. F. FIELD EXCESS BYTESIZE OF 4095.'
001493	E4C5D4B6SE840D9			1589 PSCGD	C'EXECUTION NOT ATTEMPTED DUE TO INPUT ERRORS.'
0014AB	C9D3D3C5C7C1D340			1590 PSCGE	C'CARD READER EMPTY OR VALID TRANSFER CARD NOT ENCCUENTER
0014EE	E4C5C4C5C6C9D5C5			1591 PSCGF	RED.'
				1592 PSCGG	C'ILLEGAL INDEX SPECIFIED.'
				1593 PSCGX	C'EFFECTIVE ADDRESS TOO LARGE.'
				1594 PSCGX	C'MEMORY REFERENCED BEYOND LIMITS OF MIXCORE.'
				1595 PSCGX	DC C'MEMORY REFERENCED BEYOND LIMITS OF MIXCORE.'
				1596 PSCGX	DC C'ILLEGAL ATTEMPTED TO LOAD INDEX REGISTER WITH VALUE GREAX
				1597 MSGEX	DC C'ILLEGAL ATTEMPTED TO LOAD INDEX REGISTER WITH VALUE GREAX
				1598 MSGFX	DC C'UNDERINED OPERATION'
				1599 *	DC C'UNDERINED OPERATION'
				1600 *	DC C'UNDERINED OPERATION'
				1601 *	DC C'UNDERINED OPERATION'
				1602 *	DC C'UNDERINED OPERATION'
				1603 *	DC C'UNDERINED OPERATION'
				1604 INCODE	DC C'UNDERINED OPERATION'
				1605 *	DC C'UNDERINED OPERATION'
				1606 *	DC C'UNDERINED OPERATION'
				1607 *	DC C'UNDERINED OPERATION'
				1608 *	DC C'UNDERINED OPERATION'
				1609 *	DC C'UNDERINED OPERATION'
				1610 *	DC C'UNDERINED OPERATION'
				1611 *	DC C'UNDERINED OPERATION'
				1612 *	DC C'UNDERINED OPERATION'
				1613 *	DC C'UNDERINED OPERATION'
				1614 *	DC C'UNDERINED OPERATION'
				1615 *	DC C'UNDERINED OPERATION'
				1616 *	DC C'UNDERINED OPERATION'
				1617 *	DC C'UNDERINED OPERATION'
				1618 *	DC C'UNDERINED OPERATION'
				1619 *	DC C'UNDERINED OPERATION'
				1620 *	DC C'UNDERINED OPERATION'
				1621 *	DC C'UNDERINED OPERATION'
				1622 *	DC C'UNDERINED OPERATION'
				1623 *	DC C'UNDERINED OPERATION'
				1624 *	DC C'UNDERINED OPERATION'
				1625 *	DC C'UNDERINED OPERATION'
				1626 *	DC C'UNDERINED OPERATION'
				1627 *	DC C'UNDERINED OPERATION'
				1628 *	DC C'UNDERINED OPERATION'
				1629 *	DC C'UNDERINED OPERATION'
				1630 *	DC C'UNDERINED OPERATION'
				1631 *	DC C'UNDERINED OPERATION'
				1632 *	DC C'UNDERINED OPERATION'
				1633 *	DC C'UNDERINED OPERATION'
				1634 *	DC C'UNDERINED OPERATION'
				1635 *	DC C'UNDERINED OPERATION'
				1636 *	DC C'UNDERINED OPERATION'
				1637 *	DC C'UNDERINED OPERATION'
				1638 *	DC C'UNDERINED OPERATION'
				1639 *	DC C'UNDERINED OPERATION'
				1640 *	DC C'UNDERINED OPERATION'
				1641 *	DC C'UNDERINED OPERATION'
				1642 *	DC C'UNDERINED OPERATION'
				1643 *	DC C'UNDERINED OPERATION'
				1644 *	DC C'UNDERINED OPERATION'
				1645 *	DC C'UNDERINED OPERATION'
				1646 *	DC C'UNDERINED OPERATION'
				1647 *	DC C'UNDERINED OPERATION'
				1648 *	DC C'UNDERINED OPERATION'
				1649 *	DC C'UNDERINED OPERATION'
				1650 *	DC C'UNDERINED OPERATION'
				1651 *	DC C'UNDERINED OPERATION'
				1652 *	DC C'UNDERINED OPERATION'
				1653 *	DC C'UNDERINED OPERATION'
				1654 *	DC C'UNDERINED OPERATION'
				1655 *	DC C'UNDERINED OPERATION'
				1656 *	DC C'UNDERINED OPERATION'
				1657 *	DC C'UNDERINED OPERATION'
				1658 *	DC C'UNDERINED OPERATION'
				1659 *	DC C'UNDERINED OPERATION'
				1660 *	DC C'UNDERINED OPERATION'
				1661 *	DC C'UNDERINED OPERATION'
				1662 *	DC C'UNDERINED OPERATION'
				1663 *	DC C'UNDERINED OPERATION'
				1664 *	DC C'UNDERINED OPERATION'
				1665 *	DC C'UNDERINED OPERATION'
				1666 *	DC C'UNDERINED OPERATION'
				1667 *	DC C'UNDERINED OPERATION'
				1668 *	DC C'UNDERINED OPERATION'
				1669 *	DC C'UNDERINED OPERATION'
				1670 *	DC C'UNDERINED OPERATION'
				1671 *	DC C'UNDERINED OPERATION'
				1672 *	DC C'UNDERINED OPERATION'
				1673 *	DC C'UNDERINED OPERATION'
				1674 *	DC C'UNDERINED OPERATION'
				1675 *	DC C'UNDERINED OPERATION'
				1676 *	DC C'UNDERINED OPERATION'
				1677 *	DC C'UNDERINED OPERATION'
				1678 *	DC C'UNDERINED OPERATION'
				1679 *	DC C'UNDERINED OPERATION'
				1680 *	DC C'UNDERINED OPERATION'
				1681 *	DC C'UNDERINED OPERATION'
				1682 *	DC C'UNDERINED OPERATION'
				1683 *	DC C'UNDERINED OPERATION'
				1684 *	DC C'UNDERINED OPERATION'
				1685 *	DC C'UNDERINED OPERATION'
				1686 *	DC C'UNDERINED OPERATION'
				1687 *	DC C'UNDERINED OPERATION'
				1688 *	DC C'UNDERINED OPERATION'
				1689 *	DC C'UNDERINED OPERATION'
				1690 *	DC C'UNDERINED OPERATION'
				1691 *	DC C'UNDERINED OPERATION'
				1692 *	DC C'UNDERINED OPERATION'
				1693 *	DC C'UNDERINED OPERATION'
				1694 *	DC C'UNDERINED OPERATION'
				1695 *	DC C'UNDERINED OPERATION'
				1696 *	DC C'UNDERINED OPERATION'
				1697 *	DC C'UNDERINED OPERATION'
				1698 *	DC C'UNDERINED OPERATION'
				1699 *	DC C'UNDERINED OPERATION'
				1700 *	DC C'UNDERINED OPERATION'
				1701 *	DC C'UNDERINED OPERATION'
				1702 *	DC C'UNDERINED OPERATION'
				1703 *	DC C'UNDERINED OPERATION'
				1704 *	DC C'UNDERINED OPERATION'
				1705 *	DC C'UNDERINED OPERATION'
				1706 *	DC C'UNDERINED OPERATION'
				1707 *	DC C'UNDERINED OPERATION'
				1708 *	DC C'UNDERINED OPERATION'
				1709 *	DC C'UNDERINED OPERATION'
				1710 *	DC C'UNDERINED OPERATION'
				1711 *	DC C'UNDERINED OPERATION'
				1712 *	DC C'UNDERINED OPERATION'
				1713 *	DC C'UNDERINED OPERATION'
				1714 *	DC C'UNDERINED OPERATION'
				1715 *	DC C'UNDERINED OPERATION'
				1716 *	DC C'UNDERINED OPERATION'
				1717 *	DC C'UNDERINED OPERATION'
				1718 *	DC C'UNDERINED OPERATION'
				1719 *	DC C'UNDERINED OPERATION'
				1720 *	DC C'UNDERINED OPERATION'
				1721 *	DC C'UNDERINED OPERATION'
				1722 *	DC C'UNDERINED OPERATION'
				1723 *	DC C'UNDERINED OPERATION'
				1724 *	DC C'UNDERINED OPERATION'
				1725 *	DC C'UNDERINED OPERATION'
				1726 *	DC C'UNDERINED OPERATION'
				1727 *	DC C'UNDERINED OPERATION'
				1728 *	DC C'UNDERINED OPERATION'
				1729 *	DC C'UNDERINED OPERATION'
				1730 *	DC C'UNDERINED OPERATION'
				1731 *	DC C'UNDERINED OPERATION'
				1732 *	DC C'UNDERINED OPERATION'
				1733 *	DC C'UNDERINED OPERATION'
				1734 *	DC C'UNDERINED OPERATION'
				1735 *	DC C'UNDERINED OPERATION'
				1736 *	DC C'UNDERINED OPERATION'
				1737 *	DC C'UNDERINED OPERATION'
				1738 *	DC C'UNDERINED OPERATION'
				1739 *	DC C'UNDERINED OPERATION'
				1740 *	DC C'UNDERINED OPERATION'
				1741 *	DC C'UNDERINED OPERATION'
				1742 *	DC C'UNDERINED OPERATION'
				1743 *	DC C'UNDERINED OPERATION'
				1744 *	DC C'UNDERINED OPERATION'
				1745 *	DC C'UNDERINED OPERATION'
				1746 *	DC C'UNDERINED OPERATION'
				1747 *	DC C'UNDERINED OPERATION'
				1748 *	DC C'UNDERINED OPERATION'
				1749 *	DC C'UNDERINED OPERATION'
				1750 *	DC C'UNDERINED OPERATION'
				1751 *	DC C'UNDERINED OPERATION'
				1752 *	DC C'UNDERINED OPERATION'
				1753 *	DC C'UNDERINED OPERATION'
				1754 *	DC C'UNDERINED OPERATION'
				1755 *	DC C'UNDERINED OPERATION'
				1756 *	DC C'UNDERINED OPERATION'
				1757 *	DC C'UNDERINED OPERATION'
				1758 *	DC C'UNDERINED OPERATION'
				1759 *	DC C'UNDERINED OPERATION'
				1760 *	DC C'UNDERINED OPERATION'
				1761 *	DC C'UNDERINED OPERATION'
				1762 *	DC C'UNDERINED OPERATION'
				1763 *	DC C'UNDERINED OPERATION'
				1764 *	DC C'UNDERINED OPERATION'
				1765 *	DC C'UNDERINED OPERATION'
				1766 *	DC C'UNDERINED OPERATION'
				1767 *	DC C'UNDERINED OPERATION'
				1768 *	DC C'UNDERINED OPERATION'
				1769 *	DC C'UNDERINED OPERATION'
				1770 *	DC C'UNDERINED OPERATION'
				1771 *	DC C'UNDERINED OPERATION'
				1772 *	DC C'UNDERINED OPERATION'
				1773 *	DC C'UNDERINED OPERATION'
				1774 *	DC C'UNDERINED OPERATION'
				1775 *	DC C'UNDERINED OPERATION'
				1776 *	DC C'UNDERINED OPERATION'
				1777 *	DC C'UNDERINED OPERATION'
				1778 *	DC C'UNDERINED OPERATION'
				1779 *	DC C'UNDERINED OPERATION'
				1780 *	DC C'UNDERINED OPERATION'
				1781 *	DC C'UNDERINED OPERATION'
				1782 *	DC C'UNDERINED OPERATION'
				1783 *	DC C'UNDERINED OPERATION'
				1784 *	DC C'UNDERINED OPERATION'
				1785 *	DC C'UNDERINED OPERATION'
				1786 *	DC C'UNDERINED OPERATION'
				1787 *	DC C'UNDERINED OPERATION'
				1788 *	DC C'UNDERINED OPERATION'
				1789 *	DC C'UNDERINED OPERATION'
				1790 *	DC C'UNDERINED OPERATION'
				1791 *	DC C'UNDERINED OPERATION'
				1792 *	DC C'UNDERINED OPERATION'
				1793 *	DC C'UNDERINED OPERATION'
				1794 *	DC C'UNDERINED OPERATION'
				1795 *	DC C'UNDERINED OPERATION'
				1796 *	DC C'UNDERINED OPERATION'
				1797 *	DC C'UNDERINED OPERATION'
				1798 *	DC C'UNDERINED OPERATION'
				1799 *	DC C'UNDERINED OPERATION'
				1800 *	DC C'UNDERINED OPERATION'
				1801 *	DC C'UNDERINED OPERATION'
				1802 *	DC C'UNDERINED OPERATION'
				1803 *	DC C'UNDERINED OPERATION'
				1804 *	DC C'UNDERINED OPERATION'
				1805 *	DC C'UNDERINED OPERATION'
				1806 *	DC C'UNDERINED OPERATION'
				1807 *	DC C'UNDERINED OPERATION'
				1808 *	DC C'UNDERINED OPERATION'
				1809 *	DC C'UNDERINED OPERATION'
				1810 *	DC C'UNDERINED OPERATION'
				1811 *	DC C'UNDERINED OPERATION'
				1812 *	DC C'UNDERINED OPERATION'
				1813 *	DC C'UNDERINED OPERATION'
				1814 *	DC C'UNDERINED OPERATION'
				1815 *	DC C'UNDERINED OPERATION'
				1816 *	DC C'UNDERINED OPERATION'
				1817 *	DC C'UNDERINED OPERATION'
				1818 *	DC C'UNDERINED OPERATION'
				1819 *	DC C'UNDERINED OPERATION'
				1820 *	DC C'UNDERINED OPERATION'
				1821 *	DC C'UNDERINED OPERATION'
				1822 *	DC C'UNDERINED OPERATION'
				1823 *	DC C'UNDERINED OPERATION'
				1824 *	DC C'UNDERINED OPERATION'
				1825 *	DC C'UNDERINED OPERATION'
				1826 *	DC C'UNDERINED OPERATION'
				1827 *	DC C'UNDERINED OPERATION'
				1828 *	DC C'UNDERINED OPERATION'
				1829 *	DC C'UNDERINED OPERATION'
				1830 *	DC C'UNDERINED OPERATION'
				1831 *	DC C'UNDERINED OPERATION'
				1832 *	DC C'UNDERINED OPERATION'
				1833 *	DC C'UNDERINED OPERATION'
				1834 *	DC C'UNDERINED OPERATION'
				1835 *	DC C'UNDERINED OPERATION'
				1836 *	DC C'UNDERINED OPERATION'
				1837 *	DC C'UNDERINED OPERATION'
				1838 *	DC C'UNDERINED OPERATION'
				1839 *	DC C'UNDERINED OPERATION'
				1840 *	DC C'UNDERINED OPERATION'
				1841 *	DC C'UNDERINED OPERATION'
				1842 *	DC C'UNDERINED OPERATION'
				1843 *	DC C'UNDERINED OPERATION'
				1844 *	DC C'UNDERINED OPERATION'
				1845 *	DC C'UNDERINED OPERATION'
				1846 *	DC C'UNDERINED OPERATION'
				1847 *	DC C'UNDERINED OPERATION'
				1848 *	DC C'UNDERINED OPERATION'
				1849 *	DC C'

***** APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STM1	SOURCE STATEMENT
C016C4	01C468	1621	*		
0016C5	02	1622	*		
00016C5	0006FA	1623	*		
00016C5	02	1624	*		
00016C5	0006FA	1625	CPTABLE	DS OF OPERATOR ADDRESS TABLE	
00016C5	02	1626		FORCE ALIGNMENT	
00016C5	0006FA	1627		BL1'00000001'	
00016C5	02	1628		AL3'(CYCLE)	
00016C5	0006FA	1629		BL1'000000010'	
00016C5	02	1630		AL3'(ADDSUB)	
00016C5	0006FA	1631		BL1'000000010'	
00016C5	02	1632		AL3'(ADDSUB)	
00016C5	0006FA	1633		BL1'000000010'	
00016C5	02	1634		AL3'(MUL)	
00016C5	0006FA	1635		BL1'000000010'	
00016C5	02	1636		AL3'(DIV)	
00016C5	0006FA	1637		BL1'000000010'	
00016C5	02	1638		AL3'(SPEC)	
00016C5	0006FA	1639		BL1'000000010'	
00016C5	02	1640		AL3'(SHIFT)	
00016C5	0006FA	1641		BL1'000000010'	
00016C5	02	1642		AL3'(MOVE)	
00016C5	0006FA	1643		BL1'000000010'	
00016C5	02	1644		AL3'(LOAD A)	
00016C5	0006FA	1645		BL1'000000010'	
00016C5	02	1646		AL3'(LDI)	
00016C5	0006FA	1647		BL1'000000010'	
00016C5	02	1648		AL3'(LDI)	
00016C5	0006FA	1649		BL1'000000010'	
00016C5	02	1650		AL3'(LDI)	
00016C5	0006FA	1651		BL1'000000010'	
00016C5	02	1652		AL3'(LDI)	
00016C5	0006FA	1653		BL1'000000010'	
00016C5	02	1654		AL3'(LDI)	
00016C5	0006FA	1655		BL1'000000010'	
00016C5	02	1656		AL3'(LDI)	
00016C5	0006FA	1657		BL1'000000010'	
00016C5	02	1658		AL3'(LDX)	
00016C5	0006FA	1659		AL3'(LDAN)	
00016C5	02	1660		AL3'(LDAN)	
00016C5	0006FA	1661		BL1'000000010'	
00016C5	02	1662		AL3'(LDIN)	
00016C5	0006FA	1663		BL1'000000010'	
00016C5	02	1664		AL3'(LDIN)	
00016C5	0006FA	1665		BL1'000000010'	
00016C5	02	1666		AL3'(LDIN)	
00016C5	0006FA	1667		BL1'000000010'	
00016C5	02	1668		AL3'(LDIN)	
00016C5	0006FA	1669		BL1'000000010'	
00016C5	02	1670		AL3'(LDIN)	
00016C5	0006FA	1671		BL1'000000010'	
00016C5	02	1672		AL3'(LDIN)	
00016C5	0006FA	1673		BL1'000000010'	
00016C5	02	1674		AL3'(LDXN)	
00016C5	0006FA	1675		BL1'000000010'	
00016C5	02	1676		AL3'(STORE)	
00016C5	0006FA	1677		BL1'000000010'	
00016C5	02	1678		AL3'(STORE)	
00016C5	0006FA	1679		BL1'000000010'	
00016C5	02	1680		AL3'(STORE)	

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	PROJECT	OCDE	ADDR1	ADDR2	STM1	SOURCE	STATEMENT
001670	02	02CCG5A	1681			BL1'00000010'	STORE AREG, ETC
001671	02	02CCG5A	1682			AL3'(STORE)	
001674	02	02CCG5A	1683			BL1'00000010'	STORE AREG, ETC
001675	02	02CCG5A	1684			AL3'(STORE)	
00167E	C2		1685			BL1'00000010'	STORE AREG, ETC
00167F	C2		1686			AL3'(STORE)	
00167C	02CCG5A		1687			BL1'00000010'	STORE AREG, ETC
00167D	02CCG5A		1688			AL3'(STORE)	
001680	02	02CCG5A	1689			BL1'00000010'	STORE AREG, ETC
001681	02CCG5A		1690			AL3'(STORE)	
001684	02	02CCG5A	1691			BL1'00000010'	STORE AREG, ETC
001685	01	FA	1692			AL3'(STORE)	
001688	02CCG5A		1693			BL1'00000001'	STORE AREG, ETC
001689	01	FA	1694			AL3'(STORE)	
00168C	02	02CCG5A	1695			BL1'00000001'	STORE AREG, ETC
001691	02CCG5B		1696			AL3'(CYCLE)	JBUS
001694	01	FA	1697			BL1'11111010'	
001698	02CCG5B		1698			AL3'(LOC)	
001699	02CCD16		1699			BL1'11111010'	
00169A	02CCD70		1700			AL3'(IN)	
00169C	01	FA	1701			BL1'11111010'	
00169D	000468		1702			AL3'(OUT)	
0016A0	01		1703			BL1'00000001'	
0016A1	000DDC		1704			AL3'(CYCLE)	
0016A4	01		1705			BL1'00000001'	
0016A5	00CE92		1706			AL3'(JUMP)	
0016A8	01		1707			BL1'00000001'	
0016A9	00CE92		1708			AL3'(REGJUMP)	
0016AC	01		1709			BL1'00000001'	
0016AD	01		1710			AL3'(REGJUMP)	
0016B0	01		1711			BL1'00000001'	
0016B1	00CE92		1712			AL3'(REGJUMP)	
0016B4	01		1713			BL1'00000001'	
0016B5	00CE92		1714			AL3'(REGJUMP)	
0016B8	01		1715			BL1'00000001'	
0016B9	00CE92		1716			AL3'(REGJUMP)	
0016B4	01		1717			BL1'00000001'	
0016B5	00CE92		1718			AL3'(REGJUMP)	
0016B8	01		1719			BL1'00000001'	
0016B9	00CE92		1720			AL3'(REGJUMP)	
0016B4	01		1721			BL1'00000001'	
0016B5	00CE92		1722			AL3'(REGJUMP)	
0016B8	01		1723			BL1'00000001'	
0016B9	00CE92		1724			AL3'(REGJCP)	
0016B4	01		1725			BL1'00000001'	
0016B5	00CE92		1726			AL3'(REGJCP)	
0016B8	01		1727			BL1'00000001'	
0016B9	00CE92		1728			AL3'(REGJCP)	
0016B4	01		1729			BL1'00000001'	
0016B5	00CE92		1730			AL3'(REGJCP)	
0016B8	01		1731			BL1'00000001'	
0016B9	00CE92		1732			AL3'(REGJCP)	
0016B4	01		1733			BL1'00000001'	
0016B5	00CE92		1734			AL3'(REGJCP)	
0016B8	01		1735			BL1'00000001'	
0016B9	00CE92		1736			AL3'(REGJCP)	
0016B4	01		1737			BL1'00000001'	
0016B5	00CE92		1738			AL3'(REGJCP)	
0016B8	01		1739			BL1'00000001'	
0016E5	0CCFD2		1740			AL3'(CCPARE)	

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT	CCDE	ACCR1	ACCR2	STM1	SOURCE STATEMENT
0016E8	02	00CFD2			1741	DC BL1'00000010'
0016E9	02	00CFD2			1742	DC AL3(CCMPARE)
0016EC	02	00CFD2			1743	DC BL1'00000010'
0016EC	02	00CFD2			1744	DC AL3(CCMPARE)
0016FC	02	00CFD2			1745	DC BL1'00000010'
0016F1	02	000FD2			1746	DC AL3(CCMPARE)
0016F4	02	00CFD2			1747	DC BL1'00000010'
0016F5	02	00CFD2			1748	DC AL3(CCMPARE)
0016F8	02	000FD2			1749	DC BL1'00000010'
0016F9	02	000FD2			1750	DC AL3(CCMPARE)
0016F1	02	000FD2			1751	DC BL1'0000001C'
0016F2	02	000FD2			1752	DC AL3(CCMPARE)
0016F5	02	00CFD2			1753	DC BL1'00000001'
0016F8	02	000FD2			1754	DC AL3(CCMPARE)
0016FC	02	000FD2			1755	*
001700	01				1756	*
0017C1	000FD2				1757	DCBD DSORG=PS FORM THE CCA DSECT
					1758	* ,*** IHB069 DEVD NOT SPECIFIED-ALL ASSUMED

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

*****APPENDIX C: ASSEMBLED PROGRAM LISTING*****

LCC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
CCCC4F				1953	BYTE FIVE CS
CCCC4EC				1954	PREF DS
CCCC4E1				1955	VSIGN DS
CCCC4E2				1956	VSIGN DS
CCCC4E3				1957	VTAC DS
CCCC4E4				1958	VTREE DS
CCCC4E5				1959	VFCUR DS
CCCC4E6				1960	VFIVE DS
CCCC4E7				1961	VREF DS
CCCC4E8				1962	VSIGN DS
CCCC4E9				1963	VONE DS
CCCC4EA				1964	VTAC DS
CCCC4EB				1965	VTREE DS
CCCC4EC				1966	VFCUR DS
CCCC4ED				1967	VFIVE DS
CCCC4EE				1968	VIKCRE DS
CCCC4EF				1969	END

BIBLIOGRAPHY

1. Hamming, R.W., "One Man's View of Computer Science," Journal of the Association for Computing Machinery, vol. 16, No. 1, p. 3-12, January 1969.
2. Knuth, D.E., "Fundamental Algorithms," The Art of Computer Programming, vol. 1, p. 120-227, Addison-Wesley, 1968.
3. Rosin, R.F., "Supervisory and Monitor Systems," Computing Surveys, vol. 1, No. 1, p. 37-54, March 1969.
4. Maurer, W.D., "An Improved Hash Code for Scatter Storage," Communications of the ACM, vol. 11, No. 1, p. 35-38, January 1968.
5. Morris, R., "Scatter Storage Techniques," Communications of the ACM, vol. 11, No. 1, p. 38-44, January 1968.
6. Hext, J.B. and Winings, J.W., "An Automatic Grading Scheme for Simple Programming Exercises," Communications of the ACM, vol. 12, No. 5, p. 272-275, May 1969.
7. Bacon, R.F., An Investigation of an Automatic Machine Grading System for Assembly Language Instruction, M.S. Thesis, U.S. Naval Postgraduate School, Monterey, California, 1969.

INITIAL DISTRIBUTION LIST

	No. Copies
1. Defense Documentation Center Cameron Station Alexandria, Virginia 22314	20
2. Library, Code 0212 Naval Postgraduate School Monterey, California 93940	2
3. Chief of Naval Operations (OP-91) Department of the Navy Washington, D. C. 20350	1
4. Prof. G. L. Barksdale, Jr. (thesis advisor) Department of Mathematics Naval Postgraduate School Monterey, California 93940	1
5. Professor W. S. Brainerd Department of Mathematics Naval Postgraduate School Monterey, California 93940	1
6. LCDR Max N. Akers (student) USS LAFAYETTE SSBN-616 (Gold) FPO New York, N.Y. 09501	1

Unclassified

Security Classification

DOCUMENT CONTROL DATA - R & D

(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)

1 ORIGINATING ACTIVITY (Corporate author)

Naval Postgraduate School
Monterey, California 93940

2a. REPORT SECURITY CLASSIFICATION

Unclassified

2b. GROUP

3 REPORT TITLE

A Proposed Programming System for Knuth's MIX Computer.

4 DESCRIPTIVE NOTES (Type of report and, inclusive dates)

Master's Thesis; (June 1969)

5 AUTHOR(S) (First name, middle initial, last name)

Max Neil Akers

6 REPORT DATE

June 1969

7a. TOTAL NO. OF PAGES

105

7b. NO. OF REFS

7

8a. CONTRACT OR GRANT NO.

b. PROJECT NO.

c.

d.

9a. ORIGINATOR'S REPORT NUMBER(S)

9b. OTHER REPORT NO(S) (Any other numbers that may be assigned this report)

10. DISTRIBUTION STATEMENT

Distribution of this document is unlimited.

11. SUPPLEMENTARY NOTES

12. SPONSORING MILITARY ACTIVITY

Naval Postgraduate School
Monterey, California 93940

13. ABSTRACT

A programming system using a hypothetical computer is proposed for use in teaching machine and assembly language programming courses. Major components such as monitor, assembler, interpreter, grader and diagnostics are described. The Interpreter is programmed and documented for use on an IBM 360/67. The interpreter can be used for teaching machine language programming and can be incorporated into the proposed programming system.

Unclassified

Security Classification


14 KEY WORDS	LINK A		LINK B		LINK C	
	ROLE	WT	ROLE	WT	ROLE	WT
Student Programming System						
Mix Computer						
Mix Interpreter						
Tutorial Assembly Language						
Mix Programming System Design						

DD FORM 1473 (BACK)

1 NOV 68

5 0101-807-6821





thesA333
A proposed programming system for Knuth'



3 2768 001 90955 9
DUDLEY KNOX LIBRARY

□