

ISSN: 2319-8753

# International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization) Vol. 2, Issue 11, November 2013

# Implementation of Interpolation algorithm in FPGA for Fine Frequency Accuracy

A.K. Singh<sup>1</sup>, Prof. K. Subba Rao<sup>2</sup>

Scientist, Defence Electronics Research Laboratory (DLRL), Hyderabad, India<sup>1</sup>

Professor, Dept. of ECE, Osmania University, Hyderabad, India<sup>2</sup>

*Abstract-* In today EW scenario the Radar features are getting advanced day by day. To intercept and analyse signals coming from such Radar, ESM receivers also should have modern and advanced features and techniques. There are many ESM Receivers developed/being developed based on Analog and Digital techniques to measure the intercepted Radar signal parameters. Frequency of the signal is one of the important basic parameter measured by ESM Receiver. Better frequency resolution and accuracy are desirable specifications of the receiver. Systems based on Digital Receiver are sampled signal systems. By means of the Fast Fourier Transform (FFT) algorithm, Frequencies of intercepted signals can be estimated from their locations in the discrete spectrum with a resolution depending on the number of points of FFT. But computational or other limitations often restrict the number of points, which correspondingly restricts the resolution of the estimate provided by the FFT. This paper brings out implementation of interpolation algorithm in FPGA for fine Frequency accuracy without increasing the FFT size.

*Keywords-* EW-Electronics Warfare, ESM- Electronic Support Measure, DSP-Digital Signal Processing, FFT-Fast Fourier Transform, FPGA- Field Programmable Gate Array, LSA-Logic State Analyser, MATLAB-Matrix Laboratory, VHDL- VASIC High Descriptive Language

#### I. INTRODUCTION

Electronic Support Measure (ESM) is very important section in Electronic Warfare field, which is used to search, intercept, locate and identify sources of the enemy Radar signals and extract the parameters of that particular Radar signal. The information provided by the ESM is used for the threat recognition and for the tactical deployment of forces or assets such as Electronic Counter Measures (ECM). There are many ESM receivers developed/being developed based on Analog (Homodyne Receiver, DIFM, Superhet Receiver, Channelized Receiver etc.) and Digital techniques [1]-[3]. Because of the regeneration and re-configurability features of Digital Receiver, it is now a day's better choice over Analog Receiver. In system point of view, Digital Receiver also offers high processing gains for extraction of the parameters of the signals. The use of digital signal processing (DSP) can often improve stability, and overall performance of the system, while reducing size and cost, compared to the analog approach.

Frequency of the Radar signal is one of the important basic parameter measured by ESM Receiver. The performance of the Receiver can be evaluated in terms of frequency resolution and accuracy. Better frequency resolution and accuracy are desirable specifications of the receiver. FFT is used to measure the frequency of the signal. But computational or other limitations often restrict the number of points of FFT, which correspondingly restricts the resolution of the estimate provided by the FFT. Selection of number of points of FFT is a tradeoff between the amount of collected data that is to be processed or computed and the resolution/accuracy of the frequency. To get the fine frequency resolution and accuracy, many ESM Receivers use the higher number of points of FFT but it is hardware intensive and will consume more power.

To achieve good frequency accuracy while running the short FFT is the motivation of this work. This paper discusses a simple technique which is implemented in Digital Receiver in real time to improve the frequency accuracy after FFT with minimum number of calculations. The concept behind this work is that in many cases frequency estimation of isolated tones can be aided by curve fitting to, or interpolation of interbin energy levels in FFT outputs.



(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

#### **II. FREQUENCY INTERPOLATION METHOD**

Curve fitting [4], [5] is the process of constructing a curve, or mathematical function, which has the best fit to a series of data points, possibly subject to constraints and is used to find the best fit line or curve for a series of data points. Most of the time, the curve fit will produce an equation that can be used to find points anywhere along the curve. Curve fitting can involve interpolation, where an exact fit to the data is required, or smoothing, in which a smooth function is constructed that approximately fits the data. Fitted curves can be used as an aid for data visualization, to infer values of a function where no data is available, and to summarize the relationships among two or more variables. Interpolation is a curve fitting method of constructing new data points within the range of a discrete set of known data points. By means of the Fast Fourier Transform algorithm, frequencies of individual components can be evaluated from their locations in the discrete spectrum with a resolution depending on the number of samples. If the actual frequency of a signal does not fall on the center frequency of a FFT bin, several bins near the actual frequency will appear to have a signal component. In that case, we can use the magnitudes of the nearby bins to determine the actual signal frequency. The frequency of a sinusoidal component can be determined with improved resolution by curve fitting using interpolation method for a parabola through the three largest consecutive spectrum bins corresponding to the component. The abscissa of its maximum constitutes a better frequency approximation. The frequency response of a FFT is shown in Fig. 1. The x-axis is the frequency bin and the y-axis is the logarithmic magnitude of the N points FFT spectrum. K-1, K and K+1 are the locations of previous peak bin, peak bin and next peak bin of the spectrum respectively. The respective logarithmic amplitudes of the bins are  $\alpha$ ,  $\beta$ ,  $\gamma$ . The center point *p* gives us interpolated peak location (in bins). The frequency resolution for N points FFT is Fs/N. The proposed FFT Curve Fitting Frequency Estimation method calculates the offset in frequency bin 'p' using the three maximum amplitude samples to estimate the frequency of the signal with high accuracy. The similar approaches are also published in [6], [7].




Fig. 1: Curve Fitting/Interpolation using Three Maximum Amplitude Samples

The input frequency of the signal after normal FFT spectrum analysis is given by

 $Frequency (Coarse) = K^*(Fs/N)$ (1)

Where K = Peak Frequency Bin Fs = Sampling Frequency. N = Number of FFT Points

The offset in frequency bin or interpolated peak location is given in bins by

$$p = \frac{(\alpha - \gamma)}{2^*(\alpha - 2^*\beta + \gamma)} \tag{2}$$

Copyright to IJIRSET

www.ijirset.com



(An ISO 3297: 2007 Certified Organization)

(3)


#### Vol. 2, Issue 11, November 2013

The estimated frequency bin is then measured by *Estimated Peak Bin* =  $K \pm p$ 

And estimated frequency can be measured by *Estimated Frequency* =  $(K \pm p)*(Fs/N)$  (4)

#### **III. DIGITAL RECEIVER TECHNOLOGY**

Fig. 2 shows the ESM System [2] based on the Digital Receiver Technology. It consists of the receiving antenna covering the frequency range 0.5 - 40 GHz. Using the front end down converter this frequency range of RF signals are converted to IF frequency bandwidth of 500 MHz or 1 GHz which becomes input for the Digital Receiver. The major basic components of digital receiver are ADCs and FPGAs. Because of availability of high speed ADCs, high end FPGAs and DSPs, direct sampling of the IF signals having this frequency bandwidth is feasible. To process 500 MHz IF bandwidth signals, most of the Digital Receivers employ the band pass sampling frequency around 1.2 - 1.5 GHz and real time FFT of 256 points or 512 points are used to find out the parameters of the signals. Finally the measured parameters are displayed on the system display as emitter track.



#### IV. IMPLEMENTION OF FREQUENCY INTERPOLATION ALGORITHM IN FPGA

The procedures for implementation of FFT and Frequency Estimation in FPGA are shown in Fig. 3. First, the sampled data from the ADC is latched in the FPGA. N points FFT is then performed. The magnitude of the FFT spectrum is measured in logarithmic scale. From the FFT spectrum the three maximum amplitude values  $\alpha$ ,  $\beta$ ,  $\gamma$  and their corresponding frequency bins K-1, K, K+1 are stored.



(An ISO 3297: 2007 Certified Organization)

### Vol. 2, Issue 11, November 2013




Fig. 3: FPGA Implementation Procedures of Frequency Estimation

After storing these values the following steps are required for the frequency estimation.

- a. First the difference between the two adjacent peak amplitudes is calculated ( $\alpha$   $\gamma$ ).
- b. The sum of the adjacent peak amplitudes is calculated  $(\alpha + \gamma)$ .
- c. The maximum peak amplitude is multiplied by 2,  $2*\beta$ .
- d. The difference between step (c) and step (d) is calculated and multiplied by 2, i.e.  $2^*(2^*\beta (\alpha + \gamma))$ .
- e. The division between step (a) and step (d) is performed i.e.  $((\alpha \gamma)/(2^*(2^*\beta (\alpha + \gamma))))$ , which gives the value shifted in the frequency bin p.
- f. The frequency estimated bin is calculated from coarse frequency bin and p, i.e.  $K \pm p$ .
- g. Finally, the frequency of the IF signals is calculated by multiplying step (f) with FFT frequency resolution, i.e.  $(K \pm p) * (Fs/N)$

#### V. SIMULATION RESULTS

The simulation work for frequency estimation is performed using 256 points in MATLAB and ISE environment. In ISE environment, VHDL code is written along with test bench. The sampling frequency of the ADC is chosen as band pass sampling frequency of 1.35 GHz. The performance of the frequency estimation algorithm is evaluated for different pulse width and for different power level of the signals. The input frequency of the signal is varied in steps of 0.5 MHz and RMS frequency measurement error is calculated.

ECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	<======================================
ENTER THE DESIRED SIGNAL FREQUENCY IN 750 - 1250 MH	
ENTER THE DESIRED SIGNAL PULSEWIDTH IN nSec ENTER THE DESIRED SIGNAL AMPLITUDE A*Cos(Theta), A	
SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS	<22222222222222222222222222222222222222
	: 256
FREQUENCY OF IF SIGNAL WITH NORMAL FFT ANALYSIS FREQUENCY ERROR FOR IF WITH NORMAL FFT ANALYSIS	
PREVIOUS PEAK AMPLITUDE IN dB	: 65.1785 dB : 67.0338 dB
NEXT PEAK AMPLITUDE IN dB	: 56.7129 dB
VALUE OF SHIFT FREQUENCY FREQUENCY OF IF SIGNAL WITH FREQUENCY ESTIMATION	: -0.3476 : 1200.5106 MHz
FREQUENCY ERROR FOR TF WITH FREQUENCY ESTIMATION	: 0.5106 MHz

Fig. 4: MATLAB Frequency Estimation, 256 Points FFT

Copyright to IJIRSET




Fig. 5: MATLAB RMS Freq Error, 256 Points FFT

www.ijirset.com



(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

The MATLAB simulation in Fig. 4 shows the output of 256 points FFT. The selected frequency is 1200 MHz having pulse width of 200 nSec. Using the normal FFT analysis the measured frequency error is 2.3438 MHz whereas using frequency estimation algorithm the measured frequency error is 0.5106 MHz The MATLAB simulation in Fig. 5 shows the output of 256 points FFT. In this simulation the RMS frequency measurement error is calculated for the frequency range of 750 - 780 MHz in steps of 0.5 MHz, Using the normal FFT analysis the measured RMS frequency error is 1.5231 MHz and peak frequency error is 2.6953 MHz whereas using frequency estimation algorithm the measured RMS frequency error is 0.8186 MHz

#### VI. REAL TIME TEST RESULTS USING DIGITAL RECEIVER

The frequency estimation algorithm presented in this paper is implemented in Xilinx Virtex-5 FPGA LX240. ADC used in the Digital Receiver hardware is ADC08D1500. The sampling frequency of the ADC is 1350 MHz which is a band pass sampling frequency for 750 – 1250 MHz (500 MHz IF bandwidth) frequency range signals. The performance of the algorithm is evaluated by implementing 256 points. The inbuilt pipeline FFT IP cores of FPGA are used for spectral analysis. The output of the algorithm is analysed for different frequencies and pulse widths of the signal using Logic State Analser (LSA) by programming FPGAs through JTAG port in real time.

Project: Chipscope_Analyser							4
- DEV:2 MyDevice2 (XCF32P)							
DEV:3 MyDevice3 (XC5VLX330)							
- System Monitor Console							
- ÚNIT:0 MYILAO (ILA)							
	- Trigger Setup						
- Waveform							
	- Listing						
Bus Plot							
Listing - DEV:9 MyDevice9 (XC5VLX50) UNIT:0 MyILA0 (ILA)							
Sample	Index	Freq_Index	Freq_FCF	Peak_Log	Prev_Log	Next_Log	Offset
843	209	1102.00	1100.25	31.5938	28,9414	21.5820	0.7109
844	209	1102.00	1100.25	31.5938	28,9414	21.5820	0.7109
845	209	1102.00	1100.25	31.5938	28,9414	21.5820	0.7109
846	209	1102.00	1100.25	31.5938	28,9414	21.5820	0.7109
847	209	1102.00	1100.25	31.5938	28,9414	21.5820	0.7109
848	209	1102.00	1100.25	31.5938	28,9414	21.5820	0.7109
849	209	1102.00	1100.25	31.5938	28.9414	21.5820	0.7109
850	209	1102.00	1100.25	31.5938	28.9414	21.5820	0.7109
851	209	1102.00	1100.25	31.5938	28.9414	21.5820	0.7109
852	209	1102.00	1100.25	31.5938	28,9414	21.5820	0.7109
853	209	1102.00	1100.25	31.5938	28,9414	21.5820	0.7109

Fig. 6: ChipscopePro Result of Frequency Estimation Pulse width 200 nSec and -40 dBm  $\,$ 

Sample Number	Freq_Index_Intege	r Freq_Index_Fraction	Freq_FCF_Integer	Freq_FCF_Fraction	Time
	= * \$ 🔳	= * XX II	= * \$ 🔳	= * XX 📱	
1074	1,001		1,000	00	4.000 us
1075	1,001		1,000	00	4.000 us
1076	1,001		1,000	00	4.000 us
1077	1,001		1,000	00	4.000 us
1078	1,001		1,000	00	4.000 us
1079	1,001		1,000	00	4.000 us
1080	1,001		1,000	00	4.000 us
1081	1,001		1,000	00	4.000 us
1082	1,001	11	1,000	00	4.000 us
1083	1,001	11	1,000	00	4.000 us
1084	1,001		1,000	00	4.000 us
1085	1,001		1,000	00	4.000 us
1086	1,001		1,000	00	4.000 us
1087	1,001		1,000	00	4.000 us
1088	1,001		1,000	00	4.000 us
1089	1,001		1,000	00	4.000 us
1090	1,001		1,000	00	4.000 us
1091	1,001		1,000	00	4.000 us
1092	1,001		1,000	00	4.000 us
					)
Overview	 Listing-1	Wavefo	cm-1		

Fig. 7: LSA Result of Frequency Estimation Pulse width 200 nSec, and - 40 dBm  $\,$ 

Fig. 6 shows the ChipscopePro output of 256 points FFT. The frequency of the signal is 1100 MHz having pulse width of 200 nSec and -40 dBm power level. Using the normal FFT analysis the measured frequency is 1102.00 MHz i.e. error of 2 MHz, whereas using frequency estimation algorithm, the measured frequency of the signal is 1100.25 MHz i.e. error of 0.25 MHz, these results also show the three maximum peak amplitude values in dB which are used for calculation of shift in the frequency bin value. Fig. 7 shows the LSA output of 256 points FFT. The frequency of the signal is 1000 MHz having pulse width of 200 nSec and -40 dBm power level. Using the normal FFT analysis the measured frequency is 1001.75 MHz i.e. error of 1.75 MHz, whereas using frequency estimation algorithm the measured frequency of the signal is 1000.00 MHz i.e. error of 0 MHz

#### VII. FPGA RESOURCE UTILIZATION

The complete VHDL code of Frequency Estimation Algorithm along with FFT implementation has been done in Xilinx Virtex-5 LX 240 FPGA. Table 1 shows the resource utilization by this particular algorithm presented in this paper. This



(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

utilization is very much less as per the latest FPGAs which is having large number of Logic Slices, Block RAMs, and DSP Slices resources, described in [8].

Table 1: FPGA Resources Utilization by Frequency Estimation Algorithm

Number of Logic Slices	1235
Number of Slice LUTs	777
Number of 36k Block RAM	7
Number of 18k Block RAM	2
Total Memory used (KB)	288
Number of DSP48Es	2

#### VIII. CONCLUSION

From proposed Curve Fitting FFT Frequency Estimation Algorithm approach, it is observed that there is huge improvement in frequency resolution and accuracy measurement. In case of 256 points, the frequency measurement accuracies with this approach are less than 0.5 MHz rms against 1.56 MHz rms with normal FFT spectrum analysis. After the FFT implementation in FPGAs, this approach can be applied over and above FFT spectrum for fine frequency measurement. With the minimum FPGA resources, frequency resolution and accuracy can be improved by large factors using frequency estimation algorithm, which will be helpful for realising a good ESM system based on Digital Receiver for EW applications.

#### **ACKNOWLEDGEMENTS**

The author expresses their sincere acknowledgement to Shri S. P. Dash, DS & Director DLRL for his continuous encouragement, guidance and support for this work. The author would also like to acknowledge senior officers and colleagues for their guidance and support to perform this work.

#### REFERENCES

- [1]
- M.A. Richards, "Fundamental of Radar Signal Processing", New York; Hill, 2005 James Tsui, "Digital Techniques for Wideband Receivers", Artech House Inc., Norwood, Massachusetts, 1995 [2]
- [3]
- James Tsui, "Special Design Topics in Wideband Digital Receivers", Artech House Inc., Norwood, Massachusetts, 2010 Akima, H. "A method of smooth curve fitting", ESSA Tech, ERL 101-ITS 73 US Government Printing Office, Washington, D. C., Jan. 1969. [4]
- "The Kaleida Graph Guide to Curve Fitting", http://www.synergy.com/Tools/curvefitting.pdf [5]

[6] B. G. Quinn, "Estimating Frequency by Interpolation Using Fourier Coefficients," IEEE Trans. Signal Processing, Vol. 42, pp. 1264-1268, May 1994.

P. Voglewede, "Parabola Approximation for Peak Determination" Global DSP Magazine, 3(5):13-17, May 2004 [7]

"Datasheet of FPGAs" from www.xilinx.com [8]

#### **BIODATA OF AUTHORS**



A.K. Singh completed M.E. in Digital System (ECE) from Osmania University in 2003. He joined Defence Electronics Research Laboratory (DLRL) in 1996. Currently he is Scientist-'F' and leading a team working on design & development of real time Digital Receiver. His area of interest includes high speed board design, Time-frequency signal processing, and EW Receiver design.



(An ISO 3297: 2007 Certified Organization)

#### Vol. 2, Issue 11, November 2013



**Dr. K Subba Rao** has Graduated from S V University, Tirupati, India. He obtained the Master's and Ph.D. degree from Osmania University (O.U), Hyderabad, India. He Joined Osmania University in 1981 as lecturer and served as a headed the ECE department. He has published more than 150 research papers in national and international Journals/ conferences. His current interests include signal processing for Radar & Spread spectrum applications and Bio Medical signal processing.