

50-nm Gate Schottky Source/Drain p-MOSFETs With a SiGe Channel

Keiji Ikeda, *Member, IEEE*, Yoshimi Yamashita, Akira Endoh, Tetsu Fukano, Kohki Hikosaka, and Takashi Mimura, *Fellow, IEEE*

Abstract—We propose new SiGe channel p-MOSFETs with germano-silicide Schottky source/drains (S/Ds). The Schottky barrier-height (SBH) for SiGe is expected to be low enough to improve the injection of carriers into the SiGe channel and, as a result, current drivability is also expected to improve.

In this letter, we demonstrate the proposed Schottky S/D p-MOSFETs down to a 50-nm gate-length. The drain current and transconductance are $-339 \mu\text{A}/\mu\text{m}$ and $285 \mu\text{S}/\mu\text{m}$ at $V_{\text{GS}} = V_{\text{DS}} = -1.5 \text{ V}$, respectively. By increasing the Ge content in the SiGe channel from 30% to 35%, the drive current and transconductance can be improved up to 23% and 18%, respectively. This is partly due to the lower barrier-height for strained $\text{Si}_{0.65}\text{Ge}_{0.35}$ channel than those for strained $\text{Si}_{0.7}\text{Ge}_{0.3}$ channel device and partly due to the lower effective mass of the holes.

Index Terms—Germano-silicide, heterostructure, MOSFET, Schottky source/drain, SiGe, silicide, silicon-germanium-on-insulator (SGOI).

I. INTRODUCTION

SCHOTTKY SOURCE/DRAIN MOSFETs (SSD-MOSFETs) are an attractive choice for scaling down into the sub-100-nm gate regime, because it can be with implantless and low-temperature process. Furthermore, the SSD-MOSFETs are one of the most promising ballistic-MOSFETs because high-energy carrier injection into the channel from the metal-source is possible [1]–[10]. However, this type of MOSFET cannot achieve the high-drive current because the current is limited by relatively high-potential barrier (Schottky barrier) at the source. To improve the current drivability of SSD-MOSFETs, we propose a new SiGe-channel p-MOSFET that consists of a silicide and a germano-silicide Schottky junction S/D. The Schottky barrier-height (SBH) at the PtGeSi/SiGe channel interface can be controlled by the Ge content in the SiGe channel because SBH is lowered and almost completely determined by the SiGe band gap [11]. Thus, the current drivability improvement could be expected by this barrier lowering at the PtGeSi/SiGe interface.

Strained SiGe channel p-MOSFETs have also received a great deal of attention, due to their high-drive current, which is increased by the strain- or band-structure-induced mobility improvements [12]–[14] to minimize the asymmetric operation of MOSFETs in CMOS applications. However, conventional




Fig. 1. (a) Schematic view of the proposed SiGe channel SSD-MOSFET. (b) TEM micrograph of a fabricated 50-nm device. The S/D junction-depth is about 25 nm and the epitaxial SiGe and Si layers in the S/D region were completely silicided.

SiGe-channel p-MOSFETs require carefully considered channel design and doping profiles to prevent the parallel conduction at the SiO_2/Si parasitic channel.

On the other hand, in the SiGe channel SSD-MOSFETs, the hole-injection into the Si channel might be effectively suppressed by a higher Schottky barrier at the PtSi/Si interface than that at the PtGeSi/SiGe interface and most of the holes being injected into the SiGe channel. Then, parallel conduction at the SiO_2/Si parasitic channel would be strongly suppressed by selective carrier injection, which had been confirmed by two-dimensional (2-D) drift-diffusion device simulations [15]. Thus, the current drivability could be also improved expected by the lower effective mass of the holes in the SiGe channel.

In this letter, we demonstrate first ever SiGe channel SSD-MOSFETs with gate lengths down to 50 nm, accomplishing high current drivability.

II. DEVICE FABRICATION

Fig. 1(a) is a schematic view of the structure of the proposed device. A strained 10-nm thick SiGe channel (p-type: $< 3 \times 10^{12} \text{ cm}^{-3}$) and a relaxed 10-nm thick Si cap (p-type: $< 3 \times$

Manuscript received July 22, 2002; revised August 20, 2002. The review of this letter was arranged by Editor B. Yu.

The authors are with Fujitsu Laboratories, Ltd., Atsugi, Kanagawa 243-0197, Japan (e-mail: ikeda.keiji@jp.fujitsu.com).

Digital Object Identifier 10.1109/LED.2002.805007

10^{12} cm^{-3}) were grown by UHV-CVD on an n-type ($\sim 1.6 \times 10^{16} \text{ cm}^{-3}$) and $5 \Omega\text{cm}$ substrate. Wafers with two different Ge contents ($x = 0.30$ and 0.35) in the SiGe channel were prepared for comparison purposes.

After conventional LOCOS-isolation processes, a 2-nm thick nitrated gate oxide was grown by rapid thermal oxidation and nitridation of the Si-capping layer. Then, a 150-nm thick, *in-situ*-doped n-type polysilicon gate was grown by LPCVD. We used electron-beam lithography to form the gate pattern. After forming the gate, a 10-nm sidewall-spacer was formed. Prior to S/D-metal evaporation, cleaning was done with a diluted-HF solution. 10-nm Pt evaporated by electron-beam evaporator and then silicided at $400 \text{ }^\circ\text{C}$ in an N_2 ambient. Nonreacted Pt was removed in a diluted aqua-regia solution. Fig. 1(b) is a TEM micrograph of the 50-nm gate device that we fabricated. The source and drain junction-depth were about 25 nm and the epitaxial SiGe and Si layers in the S/D region were completely silicided. The process temperature was suppressed under $800 \text{ }^\circ\text{C}$ and strain of epitaxial SiGe channel was maintained.

III. RESULTS AND DISCUSSION

Fig. 2 compares the drain current curves of 70-nm gate-length devices with different Ge content ($x = 0.30$ and 0.35). A 23% improvement in the current drive can be observed at $V_{\text{DS}} = V_{\text{GS}} = -1.5 \text{ V}$ in the $\text{Si}_{0.65}\text{Ge}_{0.35}$ channel SSD-MOSFET, compared to the device with the $\text{Si}_{0.7}\text{Ge}_{0.3}$ channel. An 18% improvement in the saturation transconductance can also be observed at $V_{\text{DS}} = V_{\text{GS}} = -1.5 \text{ V}$.

This is partly due to the lower barrier-height for the strained $\text{Si}_{0.65}\text{Ge}_{0.35}$ channel than that for the strained $\text{Si}_{0.7}\text{Ge}_{0.3}$ channel device and partly due to the lower effective mass of holes in the $\text{Si}_{0.65}\text{Ge}_{0.35}$ with a greater biaxial compressive strain. The biaxial compressive strain in the SiGe channel lifts the degeneracy of the light-hole (LH) and heavy-hole (HH) bands at the Γ points, leading to an even lower in-plane effective mass for the topmost HH band [14].

Fig. 3 shows the drain current curves of a 50-nm gate-length device with a $\text{Si}_{0.7}\text{Ge}_{0.3}$ channel. High-drive current ($\sim -339 \mu\text{A}/\mu\text{m}$) and high transconductance ($\sim 285 \mu\text{S}/\mu\text{m}$) were achieved at $V_{\text{DS}} = V_{\text{GS}} = -1.5 \text{ V}$. The drive current is about 60% compared with scaled pn-junction p-MOSFETs [16]. To improve the drive current, the Si cap layer must be thinned to increase the gate capacitance.

The sublinear behavior at drain voltages of less than $\sim 0.2 \text{ V}$ that has recently been reported for SSD-MOSFETs [8] caused by the forward-biased Schottky barrier at the drain end of the channel were vanished and almost linear behavior was achieved. This behavior was probably caused by the relatively low barrier-height at the drain end “forward-biased” PtSiGe/SiGe Schottky junction.

Fig. 4 has the subthreshold curves for SiGe channel SSD-MOSFETs. The linear threshold voltage was 0.28 V for 50-nm gate device and threshold voltage shift ΔV_{th} was about 0.3 V . The large off-state leakage observed at $V_{\text{DS}} = -1 \text{ V}$ is due to thermionic and tunneling emissions over the low ($\sim < 0.2 \text{ eV}$) source potential barrier which occurs along the entire edge of the




Fig. 2. Drain current curves of 70-nm gate-length devices with different Ge content. The solid and broken curves are for $\text{Si}_{0.65}\text{Ge}_{0.35}$ and $\text{Si}_{0.7}\text{Ge}_{0.3}$ channels, respectively. A 23% improvement in the current drive can be observed at $V_{\text{DS}} = V_{\text{GS}} = -1.5 \text{ V}$ in the $\text{Si}_{0.65}\text{Ge}_{0.35}$ channel SSD-MOSFET compared with the $\text{Si}_{0.7}\text{Ge}_{0.3}$ channel device. An 18% improvement in saturation transconductance can also be observed at $V_{\text{DS}} = V_{\text{GS}} = -1.5 \text{ V}$.




Fig. 3. Drain current curves for a 50-nm gate-length device with a $\text{Si}_{0.7}\text{Ge}_{0.3}$ channel. The high-drive current ($\sim -339 \mu\text{A}/\mu\text{m}$) and high transconductance ($\sim 285 \mu\text{S}/\mu\text{m}$) were achieved at $V_{\text{DS}} = V_{\text{GS}} = -1.5 \text{ V}$.




Fig. 4. Subthreshold curves of a 50-nm gate-length device with a $\text{Si}_{0.7}\text{Ge}_{0.3}$ channel. Off-state leakage under bias conditions is caused by the thermionic and tunneling emissions that occurred along the entire edge of the source.

source. This phenomenon has recently been reported for SSD-MOSFETs with bulk-Si substrates [10]. However, these leakage currents, especially the thermionic emission along the entire edge of the source, can potentially be suppressed by using ultrathin silicon-germanium-on-insulator (SGOI) substrates [17] and complete silicidation down to the buried oxide layer in the S/D region.

IV. CONCLUSIONS

We demonstrated first ever SiGe channel SSD-MOSFETs with gate-lengths down to 50 nm. The drain current and transconductance were $-339 \mu\text{A}/\mu\text{m}$ and $285 \mu\text{S}/\mu\text{m}$, respectively, at $V_{\text{DS}} = V_{\text{GS}} = -1.5 \text{ V}$ for a 50-nm long channel device. The large leakage current could be reduced and the subthreshold characteristics improved by using a thin-body SGOI structure and complete silicidation of the S/D region.

ACKNOWLEDGMENT

The authors would like to thank the members of the Fabrication Technology Laboratory of Fujitsu Laboratories, Ltd. for their assistance in producing the devices.

REFERENCES

- [1] J. Kedzierski, P. Xuan, E. Anderson, J. Boker, T. King, and C. Hu, "Complementary silicide source/drain thin-body MOSFETs for the 20-nm gate-length regime," in *IEDM Tech. Dig.*, 2000, pp. 57–60.
- [2] J. R. Tucker, C. Wang, and P. S. Carney, "Silicon field-effect transistor based on quantum tunneling," *Appl. Phys. Lett.*, vol. 65, pp. 618–620, 1994.
- [3] S. A. Rishton, K. Ismail, J. O. Chu, and K. Chan, "A MOS transistor with Schottky source/drain contacts and a self-aligned low-resistance T-gate," *Microelectron. Eng.*, vol. 35, pp. 361–363, 1997.
- [4] S. A. Rishton, K. Ismail, J. O. Chu, K. Chan, and K. Y. Lee, "New complimentary metal-oxide-semiconductor technology with self-aligned Schottky source/drain and low-resistance T-gates," *J. Vac. Sci. Technol. B, Microelectron.*, vol. 15, pp. 2795–2798, 1997.

- [5] W. Saitoh, A. Itoh, S. Yamagami, and M. Asada, "Analysis of short-channel Schottky source/drain metal-oxide-semiconductor field-effect transistor on silicon-on-insulator substrate and demonstration of sub-50-nm n-type devices with metal gate," *Jpn. J. Appl. Phys.*, vol. 38, pp. 6226–6231, 1999.
- [6] W. Saitoh, S. Yamagami, A. Itoh, and M. Asada, "35-nm metal gate p-type metal-oxide-semiconductor field-effect transistor with PtSi Schottky source/drain on separation by implanted oxygen substrate," *Jpn. J. Appl. Phys.*, vol. 38, pp. L629–L631, 1999.
- [7] A. Itoh, M. Saitoh, and M. Asada, "A 25-nm long channel metal-gate p-type Schottky source/drain metal-oxide-semiconductor field effect transistor on separation-by-implanted-oxygen substrate," *Jpn. J. Appl. Phys.*, vol. 39, pp. 4757–4758, 2000.
- [8] C. Wang, J. P. Snyder, and J. R. Tucker, "Sub-40 nm PtSi Schottky source/drain metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 74, pp. 1174–1176, 1999.
- [9] M. Nishisaka and T. Asano, "Reduction of the floating body effect in SOI MOSFETs by using Schottky source/drain contacts," *Jpn. J. Appl. Phys.*, vol. 37, pp. 1295–1299, 1998.
- [10] L. E. Calvet, H. Luebben, M. A. Reed, C. Wang, J. P. Snyder, and J. R. Tucker, "Suppression of leakage current in Schottky barrier metal-oxide-semiconductor field-effect transistors," *J. Appl. Phys.*, vol. 91, pp. 757–759, 2002.
- [11] D. K. Nayak, J. C. S. Woo, J. S. Park, K. L. Wang, and K. P. MacWilliams, "Enhancement-mode quantum-well $\text{Ge}_x\text{Si}_{1-x}$ PMOS," *IEEE Electron Device Lett.*, vol. 12, pp. 154–156, May 1991.
- [12] H. Kanaya, F. Hasegawa, E. Yamaka, T. Moriyama, and M. Nakajima, "Reduction of the barrier-height of silicide/p- $\text{Si}_{1-x}\text{Ge}_x$ contact for application in an infrared image sensor," *Jpn. J. Appl. Phys.*, vol. 28, pp. L544–L546, 1989.
- [13] Y. C. Yeo, V. Subramanian, J. Kedzierski, P. Xuan, T. J. King, J. Bokor, and C. Hu, "Nanoscale ultra-thin-body silicon-on-insulator p-MOSFET with a SiGe/Si heterostructure channel," *IEEE Electron Device Lett.*, vol. 21, pp. 161–163, May 2000.
- [14] Y. C. Yeo, V. Subramanian, J. Kedzierski, P. Xuan, T. J. King, J. Bokor, and C. Hu, "Design and fabrication of 50-nm thin-body p-MOSFETs with a SiGe heterostructure channel," *IEEE Trans. Electron Devices*, vol. 49, pp. 279–286, Feb. 2002.
- [15] K. Ikeda, Y. Yamashita, A. Endoh, K. Hikosaka, and T. Mimura, *IEEE Trans. Electron Devices*, submitted for publication.
- [16] K. Ohnishi, R. Tsuchiya, T. Yamauchi, F. Ootsuka, K. Mitsuda, M. Hase, T. Nakamura, T. Kawahara, and T. Onai, "A 50-nm CMOS technology for high-speed, low-power, and RF applications in 100-nm node SoC platform," in *IEDM Tech. Dig.*, 2001, pp. 227–230.
- [17] T. Mizuno, N. Sugiyama, T. Tezuka, and S. Takagi, "Relaxed SiGe-on-insulator substrates without thick SiGe buffer layers," *Appl. Phys. Lett.*, vol. 80, pp. 601–603, 2002.