



Using Theory CMOS Active Inductors in Low Noise Amplifier

Masoud Sabaghi, Shahrouz Yazdani, S.reza Hadianamrei, Behrokh Beiranvand

Department of electronic, Ashtian branch, Islamic Azad University, Ashtian, Iran

ABSTRACT

In this paper we present LNA with active inductor circuits are employed to assess their suitability for providing a tuning function in HEMT circuits. Comparison of measurement and simulation of an active inductor shows the high quality factor. Simulations of the low noise amplifier show the advantages of active inductors with similar performance even in regard to the noise figure. The design and simulation of the circuits employs a low-cost commercially available low pinch-off HEMT process.

Keywords: Active inductors, HEMT, LNA, ADS

1. INTRODUCTION

With decreasing channel length and thereby increasing transit frequency HEMT technology becomes more attractive for RF components in mobile communication products. One of the key circuits in the RF front end is the low noise amplifier (LNA), which requires inductors for the impedance and noise matching. On-chip passive inductors exhibit poor quality-factor and require large silicon die area.

2. DESIGN AMPLIFIER

The single-stage amplifier circuit topology selected for this work is shown in Figure 1. This circuit configuration and the design procedure are well established. The amplifier specifications could of course be achieved with other circuit topologies but the one selected serves as a good vehicle for illustrating some of the limitations of the use of active inductors. Of the devices available in the F20 process library, the six-finger 150 mm gate width=finger (900 mm total gate-width) low pinch off ($V_{p1/4_1V}$) component element was selected as being the most suitable for the amplifier. Biased for maximum efficiency at 20% of the maximum current and a drain-source voltage (V_{DS}) of 3V. With these bias conditions the input and output matching components were optimized to satisfy the specifications at 2.5GHz. With the bias conditions to the device and the capacitor values kept constant, the tuning range was then explored by adjusting the inductance values.




Fig 1: Amplifier Circuit Topology

This showed that the amplifier could be tuned over a wide frequency range and still meets the same specifications at different frequencies. the matching element values at 2 GHz with the device biased as stated above. For the center frequency specified, the stability criteria were met by employing a 500 Ohm shunt resistance as shown in Figure 9. Although the results shown in figure 10 and 11 do not take into account interconnect effects, it nevertheless gives a good

indication of the inductance range required from the active inductors. Such a broad frequency tuning range especially the lower frequency area, whilst useful, may however be unnecessary in the case of the mobile handset market where the trend seems to be for higher frequency of operation

3. THEORY CMOS ACTIVE INDUCTORS

3.1. Design Shunt Active Inductor

To alleviate the limitations imposed on the chip area and the quality (Q) factors of the spiral inductors, active designs were proposed to implement the required on-chip inductance.

For RF applications, the regulated cascade topology is commonly used in the design of CMOS active inductors.

Fig. 2 shows the schematic of the active inductor. As the input voltage applies to the gate terminal of the common-source transistor M1, the transconductance gm_1 converts the voltage to drain current charging the capacitance C_{gs2} of transistor M2. The voltage established across C_{gs2} is then converted to the input current by the transconductance of M2, emulating the current-voltage characteristics of a shunt inductance. Note that the transistor M3 is used as the gain-boosting stage to enhance the Q factor of the active inductor, while the required bias currents for M1 and M2 are provided by the current mirrors. From the small-signal analysis, the nodal voltages and can be expressed as M4-M7 From the small-signal analysis.




Fig. 2:(a) Schematic and (b) equivalent circuit of the regulated cascade active inductor.




Fig 3: Schematic Active Inductor for this work

3.2 Design Series Active Inductor

Fig.4 shows the characteristics of a conventional spiral inductor and active inductors mentioned above. The resonant frequency, which is the maximum inductor operating frequency, is compared to the inductance value at 1GHz, where lines show the calculated characteristics and dots show the measured data for active inductor. As shown in Fig.3, the operating frequency range of active inductor is higher than that of a spiral inductor especially in the high inductance region. The difference between the calculated and measured data for the active inductors is due to uncounted connecting lines and parasitic capacitance in the inductor chips.

A photograph of a fabricated CGF-feedback active inductors and a circuit configuration are shown in Fig.5. Four 0.5um*100um single-gate implanted FETs are employed, where one FET is used for Dc biasing. This circuit configuration is available for both series and shunt inductors. In the active inductor itself, dc power consumption is about 70mV. The measured and predicted impedance of the active inductor are shown in Fig.5, where the port 2 is grounded. The Q value is about 2at 3GHz. A higher Q value can be obtained by using a FET with a wider gate as cascade FET.




Fig.4: Resonant-Frequency Comparison of the Active inductors and the Conventional Spiral Inductor

Chain-dotted and solid lines representing resistor feedback and CGF feedback active inductors, respectively, and dashed line representing spiral inductor are calculated at 1GHz. Dots represent measured data for active inductors.

A schematic of common-gate cascade FET feedback active inductor is shown in Fig.6. A shunt resistor, with the same magnitude as the equivalent negative resistance shown in Table 1, is connected to obtain a lossless inductor. The loss of this active inductor can be much lower than that of any other active inductors, and furthermore, the inductance value can be varied by changing the voltage, V, of the second gate of the feedback cascade FET. Fig.7 shows the measured impedance of the cascade FET feedback active inductor, where the impedance is represented by series resistance and inductance. The maximum Q factor of 65 is obtained at about 8GHz, where the shunt resistor value is selected to make the active inductor stable at all frequencies.




Fig.4: Schematics of Circuit Configuration the Active Inductor




Fig.5: Impedance-frequency characteristics of the CGF feedback active inductor. Impedance is represented by series resistance and inductance




Fig.6: Circuit configuration of the cascade FET feedback active inductor with a shunt resistor.




Fig.7: Impedance-frequency characteristics of the cascade FFII feedback active inductor. Impedance is represented by series resistance and inductance




Fig 10: Impedance Matching Low Noise Amplifier With Component Element ADS




Fig 8: Schematic Series active inductor for this work



Fig 11. dB(S21) Low Noise Amplifier With Component Element ADS

4. DESIGN LOW NOISE AMPLIFIER WITH COMPONENT ELEMENT ADS

5. DESIGN OF LOW NOISE AMPLIFIER ACTIVE INDUCTOR WITH ED02AH TECHNOLOGY




Fig 9: Schematic Design of component element ADS

Fig10And11 Shows the Result of Low noise Amplifier with Component Element ADS in 2GHz center frequency.




Fig 12: Schematic of Low Noise Amplifier active inductor with ED02AH technology




Fig 13. dB(S22) and dB(S11) of Low Noise Amplifier active inductor with ED02AH technology




Fig 14. dB(S21) of Low Noise Amplifier active inductor with ED02AH technology



Fig 15. NF of Low Noise Amplifier active inductor with ED02AH technology

6. CONCLUSION

In this work we present Design with technology ED02AH. Simulations of the low noise amplifier show the advantages of active inductors with similar performance even in regard to the noise figure.

REFERENCES

- [1] Thanachayanont and A. Payne, "VHF CMOS integrated active inductor," *Electronics Letters*, vol. 32, no. 11, pp. 999-1000, May 1996.
- [2] W. Zhuo, J. Pineda de Gyvez and E. Sanchez-Sinencio, "Programmable Low Noise Amplifier with Active-

Inductor Load," *Proceedings of the 1998 IEEE International Symposium on Circuits and Systems*, vol. 4, pp. 365-368, 1998.

- [3] Young J. Shin and KlaasBult, "An Inductorless 900 MHz RF Low-Noise Amplifier in 0.9 μ m CMOS," *Proceedings of the 1997 IEEE Custom Integrated Circuits Conference*, pp. 513-516, 1997.
- [4] M. Berroth, A. Pascht, J. Fischer and D. Wiegner, "MOSFET Noise Model and Low Noise Amplifier Design," *GHz 2000 Symposium*, Göteborg, 2000.
- [5] Rodriguez Tellez, J., Diaz Asua, E. and Arinez, D. (1997). Assessment of active microwave inductors. *IEE Proc. Circuits & Devices Systems*, 144(3), 161–166.
- [6] GaAs IC Foundry Design Manual (Process F20=F14), GEC Marconi Materials Technology, Caswell, Towcester, NN12 8EQ, UK.
- [7] Hewlett-Packard Series IV Microwave Design System. Hewlett-Packard Ltd, Stockport SK3 0RB, UK.
- [8] El-Khoury, S. (1996). New approach to the design of active floating inductors in MMIC technology, *IEEE Trans Microwave Theory & Techniques*, 44(4), 505–512.
- [9] K.P. Wefler et al., "GaAs monolithic lumped element multistage microwave amplifier," in *1983 IEEE HTT-S Int. Microwave Symp. Dig.*, pp.69-73.
- [10] S.Hara et al., "Broad Band Monolithic Microwave Active Inductor and Application to a Miniaturized Wideband Amplifiers", in *IEEE Trans. Microwave Theory and Tech.*, vol. HTT-36, No.12, pp.1920-1924, 1988.
- [11] S. Hara et al., "Lossless, Broad-Band Monolithic Microwave Active Inductors", in *IEEE Trans. Microwave Theory and Tech.*, vol. HTT-37, No.12,
- [12] E.M. Bastida et al., "GaAs Monolithic Microwave Integrated Circuits using Broadband Tunable Active Inductors", in *EdfC Dig.*, pp.1282-1287, Sep., 1989
- [13] T. Toknitsu et al., "Divider and Combiner Line- Unified-FETs as Basic Circuit Function Modules-Part 1", in *IEEE Trans. Microwave Theory*.
- [14] T. Tokumitsu et al., "Multilayer MMIC using a 3 μ m 3layer dielectric film structure," in *IEEE MTT-S Int. Microw. Symp. Dig.*, May 1990, vol. 2, pp. 831–834.
- [15] I. Toyoda et al., "Multilayer MMIC branch-line coupler and broad-side coupler," in *IEEE Microw. Millimeter-Wave Monolithic Circuits Symp.*, Jun. 1992, pp. 79–82.
- [16] C. Y. Ng, M. Chongcheawchamnan, and I. D. Robertson, "Lump-distributed hybrids in 3D-MMIC technology," *Proc. Inst. Elect. Eng.*—

Microw.,Antennas, Propag., vol. 151, no. 4, pp. 370–374, Aug. 2004.

[17]Y. C. Chiang and C. Y. Chen, “Design of lumped element quadraturehybrid,” Electron. Lett., vol. 34, no. 5, pp. 465–467, Mar. 1998.

[18]L.-H. Lu et al., “Design and implementation of micromachined lumpedquadrature (90) hybrids,” in IEEE MTT-S Int. Microw. Symp. Dig.,May 2001, vol. 2, pp. 1285–1288

AUTHORS’ INFORMATION



Shahrouz Yazdani was born in Tehran, Iran, in 1977. He received the B.Sc. in Islamic Azad University Central Tehran Branch(IAUCTB). Mr yazdani is M.S.C student University, Ashtian branch, Iran, Islamic Azad University.

Seyed Reza HadianAmrei was born in Sari, Mazandaran province, Iran on August 16, 1966. He received B.E. (Electronics) degree in 1989 from Tehran University, Tehran, Iran and M. Sc. (Biomedical Engineer) degree in 2000 from Amir Kabir University, Tehran, Iran. From 1990 to 2002 he worked as Expert and Research worker in Electronics department, National Iranian Research Center, Tehran, Iran. He received the Ph.D. degree in Electrical Engineering in 2006 at Harbin Institute of Technology, Harbin, China. He is member of various professional societies of IEEE. His research areas include Harmonics and Interharmonics in grid-connected VSI, Passive and active filtering for grid-connected converters, Power electronic converters, Sliding mode and non-linear control strategies. His works have been published in international journals and conference including IEEE.

Dr Seyed Reza Hadian Amrei is one of the faculty members of laser and optics research school N.S.T.R.I Tehran . Iran.

Behrokh Beiranvand was born in khorramabad, Iran, in1986. He received the B.Sc. in Electronic Engineering from Islamic Azad University, branch khorramabad.

Mr Bairanvand is M.S.C Student University, Ashtian branch, Iran, Islamic Azad University

