# A Comparative Evaluation of Isolated Bi-directional DC/DC Converters with Wide Input and Output Voltage Range 

F. Krismer, J. Biela, J. W. Kolar<br>Power Electronics System Laboratory<br>Swiss Federal Institute of Technology (ETHZ)<br>Zurich, Switzerland

„This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of ETH Zürich's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permission@ieee.org.

By choosing to view this document you agree to all provisions of the copyright laws protecting it."

# A Comparative Evaluation of Isolated Bi-directional DC/DC Converters with Wide Input and Output Voltage Range 

F. Krismer, J. Biela, J. W. Kolar<br>Power Electronics System Laboratory<br>Swiss Federal Institute of Technology (ETHZ) Zurich, Switzerland


#### Abstract

The working principles and design equations of four different isolated, bi-directional DC to DC converter topologies (a dual active bridge converter, a series resonant converter and two multiple stage topologies) for a 2 kW bi-directional battery charger that can be operated in a wide input and output voltage range are presented in this paper. The results of a detailed mathematical analysis of the converter topologies as well as digital simulation results are used to select the most efficient topology for this specific converter application, where the twostage series resonant converter is identified to be the most promising, with up to $\mathbf{9 0 \%}$ efficiency at rated power.


Keywords: converter design, modulation techniques, converter comparison, high current operation, high frequency conversion

## I. InTRODUCTION

With the increasing need for electric power in future automobiles there is an increasing requirement for bi-directional isolated $\mathrm{DC} / \mathrm{DC}$ converters to transfer energy between different voltage levels, such as between the low voltage accessories and the high voltage drive train. An alternative application for such type of converters is in future more-electric aircraft where the power converters will be used to interface between the aircraft power distribution bus and specific loads [1].

Numerous different topologies for isolated, bi-directional DC/DC converters have been previously described [2]-[5] but no comprehensive comparative evaluation of the systems has been presented in the literature so far.

In this paper four topologies of isolated, bi-directional converters (Fig. 1) are investigated and compared for the realization of a 2 kW interface between a low voltage battery and a high voltage DC bus. The converters are referred to as topology $D A B_{1}$ and $D A B_{2}$ for the dual active bridge (DAB) converter and $S R C_{1}$ and $S R C_{2}$ for the series resonant converter (SRC) according to the caption of Fig. 1. All these converters allow an operation in a wide input and output voltage range. The actual operating range is depicted in Fig. 2 where the battery voltage ranges from 11V to 16 V (nominal voltage is 12 V ) and a voltage range of 220 V to 447 V is specified for the high voltage bus (nominal voltage is 336 V ). The minimum switching frequency is set to $f_{S}=100 \mathrm{kHz}$ which is a compromise between the size of the passive components and/or power density, and/or the amount of switching losses and conversion efficiency.


Figure 1. Isolated and bi-directional $D C / D C$ converter topologies: (a) $D A B_{1}$ : dual active bridge converter [2, 4], (b) $S R C_{1}$ : series resonant converter [5], (c) $D A B_{2}$ and (d) $S R C_{2}$ : two stage converters based on the combination of an isolation stage with a non-isolated voltage converter.


Figure 2. Operating range of the bi-directional DC/DC converter (hatched area) as defined by the input and output voltage ranges.

According to Fig. 1, all the topologies discussed in this paper comprise a similar isolation stage implemented with a full bridge converter on the primary side (low voltage side) and on the secondary side (high voltage side) of the transformer. Moreover, topologies $D A B_{1}$ and $D A B_{2}$ are based on the dual active bridge converter $[2,4]$ where full bridge circuits, which are used on the low voltage and high voltage side, facilitate freewheeling states. This represents an additional degree of freedom for the converter control, which is an advantage compared to half-bridge circuits. Also, the full bridge circuit is considered to be advantageous over a push-pull circuit for the specified power rating. The main drawbacks of push-pull circuits are the lower transformer utilization, the need for additional snubber circuitry for transistor blocking voltage limitation, and increased conduction losses because switches with higher voltage rating / on-resistance are required [6].

The dual active bridge converter (Fig. 1(a)) utilizes the leakage inductance $L$ as a buck or boost inductor to cover the desired output voltage range [2]. Adding a capacitor in series to the leakage inductance leads to the series resonant converter (Fig. 1(b)) which can also be operated with bi-directional power flow within a wide range of input and output voltages [5]. Separating the voltage level conversion and isolation stages leads to topologies $D A B_{2}$ and $S R C_{2}$ with the voltage conversion stage being on the high voltage side. There, a degree of freedom is gained for the optimization of the converter control, as the level of the internal voltage $V_{i}$ can be selected within a defined range. This allows for a reduction in the switch losses and the electrical stress on the transformer. However, additional power losses now occur in the voltage level converter.

Another category of bi-directional converters are topologies with a current-fed full bridge arrangement on the low voltage side. These converters have reduced rms switch and transformer current values [3] at the expense of higher voltage ratings of the switches. Additional circuitry is necessary to protect the switches from overvoltages, which occur due to the energy stored in the transformer leakage inductance and the DC choke. It is also difficult to manufacture an efficient high current DC choke [7]. Therefore, the voltage-fed topologies are considered to be advantageous over the current-fed topologies with respect to reliability and converter cost.

In this paper, Section II describes the working principle of the converters and a control scheme, which ensures minimum switching losses and minimum component stresses, is defined for each topology. In Section III the evaluation criteria, i.e. power losses of the switches, conduction losses of the passive components and copper and core losses of the transformer, are defined and applied to the converter topologies in Section IV based on the results gained from mathematical models and digital simulations. Finally, a comparison of the different converter concepts concerning efficiency and volume is given.

## II. CONVERTER OPERATING PRINCIPLES AND DESIGN

## A. Dual active bridge converter (topology $D A B_{I}$ )

Depending on the control this converter can be used to generate an output voltage that is higher or lower than the transformed input voltage, i.e. the input voltage multiplied with the transformer turns ratio. Accordingly, the operating mode is denominated as step up or step down operation where bidirectional power flow is possible in both cases.

## 1) Converter modulation method

In [4] an extensive evaluation of the operation of this circuit for three different control techniques is given:

- rectangular operation mode with $50 \%$ duty cycle of the primary and secondary transformer voltages, $v_{T 1}$ and $v_{T 2}$ : allows for the highest power transfer with the given converter; zero voltage switching (ZVS) is only achieved within a defined range of the phase shift $\varphi$ of $v_{T 1}$ and $v_{T 2}$. Moreover, the instantaneous transistor currents that occur during the switching process can not be explicitly controlled. However, for the primary side full bridge of the bi-directional converter specified in Section I, low transistor currents during the switching time instant are compulsory in order to achieve low switching losses. Therefore, this modulation scheme is not considered as appropriate for the given converter.
- triangular current mode (Fig. 3(a1) and 3(a2)): the duty cycle of either the primary or the secondary transformer voltage is smaller than $50 \%$; allows for lowest switching losses [4]
- trapezoidal current mode (Fig. 3(a3)): the primary and the secondary full bridge converters apply voltages $v_{T 1}$ and $v_{T 2}$ with a duty cycle smaller than $50 \%$ to the transformer. Compared to the triangular current mode, a higher power transfer is possible for a given converter.
High rms and peak currents on the primary side of the power converter specified in Section I represent the biggest challenge in its implementation. Therefore, a modulation scheme is chosen that allows for an optimization of the primary side rms current values within the defined range of input and output voltages $V_{1}$ and $V_{2}$. Additionally, a defined limit of the primary side transistor currents should not be exceeded during the switching instants in order to achieve low switching losses. These suppositions are accomplished with the triangular and the trapezoidal current mode modulation scheme.

The triangular current mode modulation (Fig. 3(a1), 3(a2)) allows for pure zero current switching (ZCS) on the primary side and combined ZCS/ZVS on the secondary side, which is achieved


Figure 3. Simulated waveforms for secondary side referred transformer current $i_{L}(t) / n$ respectively $i_{L C}(t) / n$, transformer voltages $n \cdot v_{T 1}(t)$ and $v_{T 2}(t)$, and the resonant capacitor voltage $n \cdot v_{C}(t)$ for the dual active bridge converter $D A B_{1}\left((\mathrm{a} 1)\right.$ to (a3)) and the series resonant converter (topology $S R C_{1}$, (b1) to (b3)). Different operating points at 2 kW output power are shown for energy flowing from the low voltage (primary) to the high voltage (secondary) side. Input and output voltages specified on top of this figure apply to all waveforms of the belonging column; time scale: $2 \mu \mathrm{~s} /$ Div., voltage scale: $200 \mathrm{~V} / \mathrm{Div}$., and current scale: $20 \mathrm{~A} / \mathrm{Div}$.
for a transformer turns ratio $n$ of

$$
\begin{equation*}
n<\frac{V_{2, \min }}{V_{1, \max }} . \tag{1}
\end{equation*}
$$

Figures 3(a1) and 3(a2) depict the transformer current and voltage waveforms according to a power transfer from the primary to the secondary side. There, at time instant $t_{0}$, only the primary voltage $V_{1}$ is applied to the transformer which causes the transformer current to rise. At time instant $t_{1}$ the secondary side full bridge is turned on with $v_{2}\left(t_{1}\right)=V_{2}$ and the transformer current decreases again ${ }^{\text {a }}$ until it reaches zero at $t_{2}$. For constant frequency control, a dead time interval $T_{3}$ may be inserted to adjust the amount of transferred power. With variable frequency control the time interval $T_{3}$ is zero. At time instant $t_{3}$ the next half cycle starts. The direction of the power transfer is reversed, when time intervals $T_{1}$ and $T_{2}$ are transposed.

The limitation of the transformer turns ratio $n$ from (1) leads to an ineffective utilization of the secondary side components of the converter. This limitation can be circumvented with trapezoidal current mode modulation (Fig. 3(a3)) by allowing a certain switch current $I_{L 2}=i_{L}\left(t_{2}\right)$ at time instant $t_{2}$. The waveforms for transformer current $i_{L}$ and voltages $v_{T 1}$ and $v_{T 2}$ in Figure 3(a3) again correspond to a power transfer from the low voltage side to the high voltage side. Time intervals $T_{1}$ and $T_{2}$ are identical to those of the triangular current mode modulation except that the transformer current $i_{L}$ is greater than zero at time instant $t_{2}$. There, the primary side full bridge applies $v_{1}\left(t_{2}\right)=0 \mathrm{~V}$ to the transformer and the transformer current decreases until it reaches zero at $t_{3}$.

Equation (2) is used to determine the amount of transferred power for the trapezoidal current mode modulation depending on the given switching frequency $f_{S}$, primary and secondary DC voltages $V_{1}$ and $V_{2}$, the turns ratio $n$ of the transformer, the value of the converter inductor $L$, and the primary side transistor current $I_{L 2}$ at the switching time instant $t_{2}$ (Fig. 3(a3)). The first term in the

[^0]sum of this expression describes the transferred power for the triangular current mode modulation $\left(I_{L 2}=0\right)$. Obviously, no power can be transferred with the triangular current mode modulation for $n \cdot V_{1}=V_{2}$. The second and the third part of (2) are due to the trapezoidal current mode modulation.
\[

$$
\begin{equation*}
P=\frac{V_{1} \cdot\left(\frac{V_{1} \cdot\left(V_{2} / n-V_{1}\right)}{4 L f_{S}}+I_{L 2} \frac{n V_{1}^{2}}{V_{2}}-L f_{S} I_{L 2}^{2} \cdot\left(\left(\frac{n V_{1}}{V_{2}}\right)^{2}+\frac{n V_{1}}{V_{2}}+1\right)\right)}{V_{2} / n} . \tag{2}
\end{equation*}
$$

\]

## 2) Converter converter design

The proposed design method is based on the converter specifications presented in Section I. Moreover, the maximum switch current $I_{L 2}=i_{L}\left(t_{2}\right)$ is taken into consideration in order to achieve low switching losses on the primary side.

The evaluation of the transformer turns ratio $n$ and inductor value $L$ is an iterative process that starts with the selection of $n$. Thereafter a condition for the minimum value for the inductor $L$ which is necessary to fulfil the above mentioned requirements is derived from (2),

$$
\begin{equation*}
L<L_{\min }=\frac{I_{L 2} V_{1}^{3} \frac{V_{2}}{n}-P\left(\frac{V_{2}}{n}\right)^{3}+\left(\frac{V_{2}}{n}\right)^{2} \sqrt{I_{L 2}^{2} V_{1}^{3}\left(\frac{V_{2}}{n}\right)-2 P I_{L 2} V_{1}^{3}+P^{2}\left(\frac{V_{2}}{n}\right)^{2}}}{2 f_{S} I_{L 2}^{2} V_{1} \cdot\left(V_{1}^{2}+\frac{V_{1} V_{2}}{n}+\left(\frac{V_{2}}{n}\right)^{2}\right)} . \tag{3}
\end{equation*}
$$

This procedure enables a search for a combination of values for the transformer turns ratio $n$ and inductor $L$ that results in a minimum rms transformer current for the specified input and output voltage range.

## B. Series resonant converter (topology $S R C_{1}$ )

Also the series resonant converter (Fig. 1(b)) can be operated with bi-directional power flow. In [5] the working principle of this circuit is described for a modulation scheme similar to the
rectangular modulation scheme described for the DAB. However, a different modulation scheme is investigated here that provides an improvement in the utilization of the primary side converter components.

## 1) Converter modulation method

A modulation scheme similar to triangular current mode modulation for the DAB can be applied with variable switching frequency to the series resonant converter. This enables pure ZCS on the primary side, and combined ZVS/ZCS on the secondary side, and allows for an efficient utilization of the primary side switches. There, the low voltage side switches are operated with $50 \%$ duty cycle with the switching time instant at the zero crossing of the resonant current $\left(t=t_{0}\right.$ and $t=t_{2}$ in Fig. 3(b1)). For the case of power flowing from the primary to the secondary side, only the primary voltage $V_{1}$ is applied to the transformer during time interval $T_{1}$ and the resonant current starts to increase according to Figure 3(b1). As the converter is operated above its resonance frequency $f_{0}$, the voltage $V_{2}$ is applied to the secondary side of the resonant circuit at time instant $t_{1}<1 /\left(2 f_{0}\right)$. For a transformer turns ratio of

$$
\begin{equation*}
n<n_{0}=\frac{V_{2, \min }}{V_{1, \max }}, \tag{4}
\end{equation*}
$$

the resonant current $i_{L C}(t)$ is finally forced back to zero at time instant $t_{2}$. In steady state operation, the duty cycle of the secondary side converter stage is derived as

$$
\begin{equation*}
D=\frac{T_{2}}{T_{12}}=\frac{1}{2}+\frac{1}{2 \pi \cdot f_{0} \cdot T_{12}} \cdot \arcsin \left(\frac{\left(2 V_{1}-\frac{V_{2}}{n}\right) \cdot \sin \left(T_{12} \cdot \pi \cdot f_{0}\right)}{\frac{V_{2}}{n}}\right), \tag{5}
\end{equation*}
$$

with $T_{12}=T_{1}+T_{2}$. Again, the direction of power transfer is reversed when the time intervals $T_{1}$ and $T_{2}$ are transposed.

## 2) Converter design

In addition to the specifications given in Section I, minimum and maximum switching frequency ( $f_{S, \text { min }}$ and $f_{S, \text { max }}$ ) at full power operation are required to carry out the design method proposed in this paper.

First of all, the transformer turns ratio is selected in order to meet condition (4). A suggested value of $n$ close to $n_{0}$ improves the utilization of the secondary side. In a second step the resonance frequency is set to a temporary value below the minimum switching frequency,


Figure 4. Voltage level converter with $V_{2} \leq V_{i}$. Realization is based on silicon carbide Schottky diodes for improved switching performance.

$$
\begin{equation*}
f_{0, \text { temp }}=0.8 \ldots 0.9 \cdot f_{S, \text { min }} \text {. } \tag{6}
\end{equation*}
$$

Together with (5) and the expression for the transferred power,

$$
\begin{equation*}
P=\frac{V_{1} \cdot\left(V_{1} \cdot\left(1-\cos \left(2 \pi f_{0} \cdot T_{12}\right)\right)-\frac{V_{2}}{n} \cdot\left(1-\cos \left(2 \pi f_{0} \cdot T_{2}\right)\right)\right)}{\pi f_{0} \cdot T_{12} \cdot Z_{0} \cdot\left(1+\cos \left(2 \pi f_{0} \cdot T_{12}\right)\right)}, \tag{7}
\end{equation*}
$$

this enables one to numerically solve for the steady state switching frequency at a given operating point. This in turn allows to search for the characteristic impedance $Z_{0}$ of the series resonant circuit needed to achieve the desired frequency ratio $f_{S, \text { min }} / f_{S, \text { max }}$. Finally, the switching frequency is adjusted to

$$
\begin{equation*}
f_{0}=f_{0, \text { temp }} \cdot \frac{f_{S, \text { min, rum }}}{f_{S, \text { min,desired }}}, \tag{8}
\end{equation*}
$$

with the numerically evaluated minimum switching frequency $f_{S, \text { min, num }}$ and the desired minimum switching frequency $f_{S, \text { min,desired }}$.

## C. Two stage topologies (topologies $D A B_{2}$ and $S R C_{2}$ )

The requirement for the converter to be operated within a wide input and output voltage range results in operation regions of inefficient switch and transformer utilization. Therefore, a two stage solution is considered which consists of two separate conversion stages: an isolation stage and a non-isolated voltage converter. Initially four different possibilities were investigated:

1. primary side voltage converter with $V_{1}<V_{i}$
2. primary side voltage converter with $V_{1}>V_{i}$
3. secondary side voltage converter with $V_{i}<V_{2}$
4. secondary side voltage converter with $V_{i}>V_{2}$

Low conversion efficiency is expected for the primary side voltage converters (concepts 1 and 2) (below $85 \%$ for the boost converter in [7] operated with an output power of 2 kW ). The third concept seems to be promising, however only inefficient semiconductor switches are available for the resulting voltage range of $V_{i}$. Therefore, the last proposal was investigated more detailed.

## 1) Converter design

The most efficient operation of the converters $D A B_{1}$ and $S R C_{1}$ is achieved for the primary voltage $V_{1}$ being close to the reflected secondary voltage $V_{2} / n$. Moreover, the proposed modulation method for topology $S R C_{1}$ only allows for $V_{2}>V_{1} \cdot n$ and also the discussed method for topology $D A B_{1}$ primarily suggests that kind of operation.

In order to achieve a balanced utilization of the two converter stages, it is proposed that either the isolation stage is operated with an amplification $v_{1} \geq v_{1,0}$ or that the non-isolated voltage converter is operated with $v_{2} \leq 1$,

$$
\left.\begin{array}{l}
v_{1}=v_{1,0} \\
v_{2}=\frac{V_{2}}{V_{i}} \tag{10}
\end{array}\right\} \quad \frac{V_{2}}{V_{1}}<v_{1,0}
$$

[^1]where $v_{1,0}$ is the voltage transformation ratio of the isolation stage needed for maximum input and output voltage,
\[

$$
\begin{equation*}
v_{1,0}=\frac{V_{2, \text { max }}}{V_{1, \text { max }}} \tag{11}
\end{equation*}
$$

\]

$v_{1}$ the amplification of the isolation stage,

$$
\begin{equation*}
v_{1}=\frac{V_{i}}{V_{1}}, \tag{12}
\end{equation*}
$$

and $v_{2}$ the amplification of the non-isolated voltage converter

$$
\begin{equation*}
v_{2}=\frac{V_{2}}{V_{i}} . \tag{13}
\end{equation*}
$$

With this, the transistors are utilized up to the maximum operating voltage in order to reduce the secondary side currents.

The non-isolated voltage converter stage is realized according to Figure 4. Silicon carbide Schottky diodes $\left(D_{1}\right.$ to $\left.D_{4}\right)$ are used to achieve low switching losses. The designed values for the components of all converters are summarized in Table I.

## III. COMPARISON OF CONVERTER TOPOLOGIES

For comparing the different converter systems key quantities such as converter efficiency and volume are taken into consideration.

## A. Power losses of active and passive components

The conduction losses of all active and passive components are considered as a significant part of the total converter power loss. Other important sources of power loss are the transformer and the low voltage side PCB which carries high currents.

The MOSFET conduction losses are calculated based on the on resistance $R_{D S, \text { on }}$ and the energy stored in the parasitic capacitors is used to evaluate the losses due to ZCS. For ZVS the inductive turn off losses are considered and are experimentally estimated for the primary side transistors at given switch voltage $V_{D S}$ and current $I_{D}$,

$$
\begin{equation*}
E_{o f f}=\frac{V_{D S} \cdot I_{D}}{2} \cdot 500 \mathrm{~ns} \tag{14}
\end{equation*}
$$

for transistor currents $I_{D}<100 \mathrm{~A}$. For the secondary side inductive turn off switching losses, the given datasheet values for $V_{D S}=$ 350 V were scaled with the applied switch voltage,

$$
\begin{equation*}
E_{o f f}=E_{\text {off }, \text { Datasheet }}\left(350 \mathrm{~V}, I_{D}\right) \cdot \frac{V_{D S}}{350 \mathrm{~V}} \tag{15}
\end{equation*}
$$

TABLE I. CALCULATED CONVERTER COMPONENT VALUES

| Top. | Single Stage Converters |  | Two Stage Converters |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\boldsymbol{L}, \boldsymbol{L}_{\boldsymbol{R}}$ | $\boldsymbol{C}_{\boldsymbol{R}}$ | $\boldsymbol{n}$ | $\boldsymbol{L}, \boldsymbol{L}_{\boldsymbol{R}}$ | $\boldsymbol{C}_{\boldsymbol{R}}$ | $\boldsymbol{n}$ |
| $D A B_{1}, D A B_{2}$ | 63 nH | - | 13 | 40 nH | - | 21 |
| $S R C_{1}, S R C_{2}$ | 212 nH | $16 \mu \mathrm{~F}$ | 12 | 161 nH | $25 \mu \mathrm{~F}$ | 25 |

Finally, the switching losses for the non-isolated voltage converter in topologies $D A B_{2}$ and $S R C_{2}$ are calculated with the measurement data given in [8].

Power losses of the DC capacitors $C_{D C}$ are calculated with the currents being approximated with the fundamental component at a frequency of 200 kHz ,

$$
\begin{equation*}
P=R_{E S R} I_{R M S}^{2} \approx \frac{I_{R M S}^{2}}{2 \pi \cdot 200 \mathrm{kHz} \cdot C \cdot \tan (\delta(200 \mathrm{kHz}))} \tag{16}
\end{equation*}
$$

for the resonant capacitor $C_{R}$ a frequency of 100 kHz is considered. For the DC choke $L_{D C}$ the dissipated power is calculated with the rms current value and the DC resistance of the choke,

$$
\begin{equation*}
P=R_{D C} I_{R M S}^{2} . \tag{17}
\end{equation*}
$$

Since the resonant inductor $L_{R}$ is integrated into the transformer, its power losses are considered as part of the transformer losses. The auxiliary power supply accounts for a fixed amount of 20 W power loss.

The converter efficiency is calculated with the total dissipated power $P_{\text {loss }}$ and the output power $P_{\text {out }}$ of the converter

$$
\begin{equation*}
\eta=1-\left(P_{\text {loss }} / P_{\text {out }}\right) . \tag{18}
\end{equation*}
$$

## B. Transformer losses

The estimation of the transformer power losses is split into the winding losses (including HF losses) and the losses dissipated in the transformer magnetic core.

## 1) Winding losses

For the numeric calculation an interleaved arrangement of the primary and the secondary winding (S-P-S) is assumed, which consists of copper foils with the same width $w$ as the transformer winding area. Moreover, the number of turns $N$ is already defined by the converter design and it is the same as the number of copper foil layers $p: p=N$. Then, the overall winding losses can be minimized for a given current waveform with DC component $I_{D C}$ and harmonic components $I_{n}$ by optimizing the thickness $d$ of the copper foil (one dimensional approximation, $[9,10], \delta_{0}$ is the skin depth at the fundamental frequency of the current)

$$
\begin{equation*}
d_{o p t}=\delta_{0} \cdot \sqrt[4]{\frac{15}{5 p^{2}-1}} \cdot \sqrt[4]{\frac{I_{D C}^{2}+\sum_{n=1}^{\infty} I_{n}^{2}}{\sum_{n=1}^{\infty} n^{2} I_{n}^{2}}} \tag{19}
\end{equation*}
$$

With this, an effective winding resistance and the winding losses for all the given current waveforms can be calculated as

$$
\begin{align*}
& P_{W d g, o p t, p}=\frac{4}{3} \cdot R_{D C, o p t, p} \cdot I_{R M S}^{2}  \tag{20}\\
& \text { with } \quad R_{D C, o p t, p}=\frac{N \cdot l_{w}}{\sigma \cdot w \cdot d_{o p t}}
\end{align*}
$$

With (20) the losses in the primary ( $P_{\text {Wdg.opt }, p}$ ) and in the secondary winding $\left(P_{W d g, o p t, s}\right)$ are calculated and added to determine the total winding losses

$$
\begin{equation*}
P_{W d g, o p t}=P_{W d g, o p t, p}+P_{W d g, o p t, s .} \tag{21}
\end{equation*}
$$

2) Core losses

The transformer core losses are calculated using

$$
\begin{gather*}
P_{\text {Core }, p}=\frac{V_{\text {Core }}}{2} \cdot \frac{k_{i}(\Delta B)^{\beta-\alpha}}{T} \sum_{j}\left|\frac{V_{j, p}}{N_{p} A_{C}}\right|^{\alpha}\left(\Delta t_{j}\right)  \tag{22}\\
\text { with } \Delta B=\sum_{j}\left|\frac{V_{j, p}}{N_{p} A_{C}}\right|\left(\Delta t_{j}\right)
\end{gather*}
$$

which is a simplified expression for the improved general Steinmetz equation (iGSE) proposed in [11] and valid for flux waveforms with no minor loops (i.e. monotonic waveforms) as given for the compared converter topologies. There, the voltage waveform is given as a piecewise linear waveform $V_{j}$ that is constant during the time intervals $\Delta t_{j}$. It is used for calculating the rate of change of the flux density and the peak to peak amplitude of the flux density $\Delta B$. ( $A_{C}$ represents the core cross section area and $V_{\text {Core }}$ the core volume; $k_{i}, \alpha$, and $\beta$ are called Steinmetz coefficients which can be calculated with information from the datasheet).

The total core losses $P_{\text {Core }}=P_{\text {Core, } p}+P_{\text {Core, } s}$ are calculated assuming that in half of the core volume the flux is linked with the primary winding and in the other half with the secondary winding. This is an approximation of the actual flux distribution which is accurate enough for the considered comparison of converter topologies.

## C. Low voltage side PCB power loss

High rms currents (up to 200A) with a fundamental frequency of more than 100 kHz on the primary converter side lead to significant ohmic power loss in the PCB, therefore the layout of the primary converter side is investigated separately. Low parasitic inductance and well distributed currents are achieved with a four layer PCB with the current planes on top of each other and the semiconductors being placed at the left and at the right borders of the PCB (Fig. 5).

Information about the current distribution is obtained from FEA simulation (Fig. 5). High current densities appear at the outer borders where the semiconductors are located. Therefore, additional layers are used to increase the copper thickness close to the transistors for the hardware realization of the converter. The power loss from this simulation amounts 23.36 W for a rms current of 200 A , and this corresponds to an equivalent resistance of $R=0.58 \mathrm{~m} \Omega$.

## IV. CONVERTER EVALUATION

The power converters, which have been designed in Section II, are evaluated based on the methods described in Section III. The calculated current and voltage ratings for the switches suggest MOSFET semiconductors to be most suitable. The DC link capacitors $C_{D C}$ are chosen such that the peak to peak capacitor voltage ripple is less than $5 \%$ of the minimum DC voltage. The boost inductor $L_{D C}$ is chosen to achieve a peak to peak inductor current ripple below 2A. The design leads to the following component values for the converters:

- Primary side switches: $R_{D S, \text { on }}=3 \mathrm{~m} \Omega / 2$ (two IRF2804S in parallel, $T_{\text {junction }}=150^{\circ} \mathrm{C}$ )
- Secondary side switches: $R_{D S, \text { on }}=150 \mathrm{~m} \Omega$ (CoolMOS SPW47N60C3, $T_{\text {junction }}=150^{\circ} \mathrm{C}$ )
- Silicon carbide diodes, voltage level converter: $V_{F}=1.8 \mathrm{~V}$
- Primary side DC capacitor: $C_{D C, 1}=800 \mu \mathrm{~F}, R_{E S R}=111 \mu \Omega$
- Secondary side DC capacitors: $C_{D C, 2}=3 \mu \mathrm{~F}, R_{E S R}=880 \mu \Omega$ and $C_{D C, 3}=470 \mathrm{nF}$ with $R_{E S R}=5.3 \mathrm{~m} \Omega$


Figure 5. Current distribution in the primary side PCB for a sinusoidal current at the peak value of 283 A and with a frequency of 100 kHz flowing through transistors $T_{1}$ and $T_{4}\left(T_{i, A}\right.$ and $T_{i, B}$ denote the parallel disposition of two transistors forming $T_{i}$; the dashed line represents the current path). High current densities (red) occur at the borders where the transistors are located.

- Equivalent series resistance of the resonant capacitors for topologies $S R C_{1}$ and $S R C_{2}: R_{E S R, 1}=45 \mathrm{~m} \Omega, R_{E S R, 2}=72 \mathrm{~m} \Omega$
- Boost inductor in topologies $D A B_{2}$ and $S R C_{2}: L_{D C}=560 \mu \mathrm{H}$, $R_{D C}=90 \mathrm{~m} \Omega$, core: ELP64 ferrite core / EPCOS
- Transformer core: ELP64 / EPCOS

The calculated values for the leakage inductances, the resonant components and the transformer turns ratios are summarized in Tab. I.

For converter topology $D A B_{1}$ and the isolation stage of $D A B_{2}$ operation with constant switching frequency $\left(f_{S}=100 \mathrm{kHz}\right)$ as well as with variable switching frequency $\left(f_{S} \geq 100 \mathrm{kHz}\right)$ is investigated. For the series resonant converter only the operation with variable switching frequency ( $f_{S} \geq 100 \mathrm{kHz}$ ) is considered. The non-isolated voltage converters of the two stage topologies are operated with constant switching frequency ( $f_{S}=100 \mathrm{kHz}$ ).

Fig. 6(a) to (e) depict the calculated total power loss of the converters within the specified range of input and output voltages. There the DAB shows the highest total power losses when operated with constant switching frequency (Fig. 6(a)) which is due to high rms switch and transformer currents. A reduction of the power losses is achieved with variable switching frequency operation of the DAB (Fig. 6(b)). Further improvements are attained with the series resonant converter as reduced rms values of switch and transformer currents are achieved (Fig. 6(c)). However, the transformer turns ratios $n$ of the single stage topologies $D A B_{1}$ and $S R C_{1}$ are smaller than those of the two stage topologies $D A B_{2}$ and $S R C_{2}$ as explained in Section II. Therefore, the two stage solutions not only allow for an optimized utilization


Figure 6. Calculated total power losses of the single stage ((a), (b), and (c)) and two stage converter topologies ((d), (e), and (f)) for $P_{\text {out }}=2 \mathrm{~kW}$.
of the isolation stage within a wide range of input and output voltages. Even more, the increased transformer turns ratio results in reduced secondary side rms current values, which in turn leads to decreased power losses (Fig. 6(d), (e), and (f)). The discontinuity that can be observed in these figures is due to the switching losses of the non-isolated voltage conversion stage which is operated according to (9) and (10). Therefore, the voltage converter stage is operated without switching in the region where a high voltage transfer ratio is needed and thus no switching losses occur.

Fig. 7 summarizes the calculated efficiency of the considered converter topologies for varying output power $P_{\text {out }}$ at $V_{1}=12 \mathrm{~V}$ and $V_{2}=336 \mathrm{~V}$. Obviously, a more effective converter utilization is achieved with variable frequency modulation for the high power range ( $P_{\text {out }}>750 \mathrm{~W}$ ). However, the switching frequency increases for the variable frequency control method with decreasing output power which in turn causes significant switching losses at low output power ( $P_{\text {out }}<750 \mathrm{~W}$ ). For the series resonant converter a gain in efficiency of $5 \%$ at rated power (from $85 \%$ to $90 \%$ ) is achieved with the two stage topology. The additional voltage converter stage also increases the efficiency of the dual active bridge by $4 \%$ (from $84 \%$ to $88 \%$ at rated power) when variable frequency control is used.

The mathematical models that are derived in order to obtain the transistor and transformer current values needed for the analysis are verified with the use of digital simulation. Figure 8 depicts the calculated as well as the simulated distribution of the power losses of the worst case (topology $D A B_{1}$ operated with constant switching frequency) and the best case (topology $S R C_{2}$ operated with variable switching frequency) for a power transfer


Figure 7. Calculated efficiency of the single stage (a) and two stage (b) converters at $V_{1}=12 \mathrm{~V}$ and $V_{2}=336 \mathrm{~V}$ depending on the output power.


Figure 8. Calculated and simulated power loss distribution (in Watts) for nominal operation ( $V_{1}=12 \mathrm{~V}, V_{2}=336 \mathrm{~V}, P_{\text {out }}=2 \mathrm{~kW}$ ) of topology $D A B_{1}$ operated at constant frequency ((a1), (a2)) and topology $S R C_{2}((\mathrm{~b} 1),(\mathrm{b} 2))$. Power transfer from the primary to the secondary side is considered.
direction from the primary to the secondary side. It can be observed that the dominant part of the power losses is due to the conduction losses of the primary side transistors which justifies why the proposed design methods emphasize on the high current side. High conduction losses occur in the secondary side transistors of topology $D A B_{1}$ (Fig. 8(a1) and 8(a2)) because of a low transformer turns ratio $n$. Moreover, significant switching losses are observed on the secondary side of this single stage topology due to high peak currents at turn off. Compared with this, the two stage solution allows for a great reduction of the secondary side switching and conduction losses of the isolation stage.

Additional amount of dissipated power seen from the simulations (Fig. 8(b1) and 8(b2)) is due to the fact that the converter also has to transfer the power losses and this is neglected in the mathematical models.

Table II summarizes the volume which is needed for each converter. The volume of the electronics for the dual active bridge is taken from an actual hardware design of a 2 kW converter. It includes the primary and the secondary side full bridges, the gate drivers, the transformer, the DC capacitors and the space needed for the auxiliary power supply. Additional volume is required for the series resonant capacitor $C_{R}$ of topology $S R C_{1}$ and $S R C_{2}$ ( $V_{C R 1}=0.05 \mathrm{dm}^{3}$ and $V_{C R 2}=0.01 \mathrm{dm}^{3}$ respectively) and for the voltage level converter of topologies $D A B_{2}$ and $S R C_{2}$ which consists of its electronics ( $V=0.04 \mathrm{dm}^{3}$ ) and the inductor $L_{D C}$ $\left(V_{L D C}=0.065 \mathrm{dm}^{3}\right)$. However, a significant amount of volume is needed for the heat sink depending on the dissipated heat. The

TABLE II. CONVERTER VOLUME (IN DM ${ }^{3}$ ) FOR 2 KW OUTPUT POWER

|  | Topology and control method |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \hline D A B_{1} / \\ \text { CF } \end{gathered}$ | $\begin{gathered} \hline D A B_{1} / \\ \text { VF } \end{gathered}$ | $\begin{gathered} S R C_{1} / \\ V F \end{gathered}$ | $\begin{gathered} \hline D_{A} B_{2} / \\ \text { CF } \end{gathered}$ | $\begin{gathered} \boldsymbol{D A B}_{2} / \\ \text { VF } \end{gathered}$ | $\begin{gathered} S_{V F} / \\ V C_{2} / \end{gathered}$ |
| Isolation stage | 0.45 | 0.45 | 0.5 | 0.45 | 0.45 | 0.46 |
| Non-isolated converter | - | - | - | 0.105 | 0.105 | 0.105 |
| Heatsink | 1.46 | 1.26 | 1.13 | 1.13 | 0.93 | 0.66 |
| Total volume | 1.91 | 1.71 | 1.63 | 1.69 | 1.49 | 1.23 |

$\mathrm{CF} .$. constant frequency modulation, $\mathrm{VF} \ldots$ variable frequency modulation
volume given in Table II is calculated based on the maximum dissipated power and a maximum tolerated difference between ambient and heat sink temperature of $\Delta T=60^{\circ} \mathrm{C}$ for a commercial heat sink with forced convection $\left(8 \times 8 \mathrm{~cm}^{2}\right.$ cross section, $R_{t h}=0.17$ $\mathrm{K} / \mathrm{W}$ for a length of $1=150 \mathrm{~cm}$ ). Obviously a reduction of the total converter volume is achieved with the two stage solution which is due to the improved efficiency.

## V. CONCLUSIONS

Four different topologies of bi-directional power converters with 2 kW rated power, a primary voltage range of 11 V to 16 V , and a secondary voltage range of 220 V to 447 V are investigated: a dual active bridge and a series resonant converter, each of them also operated in combination with a separate voltage converter stage. With the presented design methods and modulation techniques, high switching frequency is achieved as well as high current operation on the primary converter side. From the converter analysis it follows, that the operation within a wide voltage range leads to a performance degradation for both, the DAB and the series resonant converter. It was shown that a reduced amount of total losses and a reduction of the converter volume can be achieved with a two stage topology as it enables high efficiency operation of the voltage conversion stage. There, the series resonant converter supported by a voltage level converter stage (topology $S R C_{2}$ ) is most promising with respect to converter efficiency and volume. Measurement results from an actual realization of the hardware will be presented shortly in order to validate the theoretical results.

## VI. References

[1] A. Julian, D. M. Divan, T. A. Lipo, F. Nozari, P. A. Mezs, "Double bridge resonant DC link converter with variable input and output frequency", Applied Power Electronics Conference and Exposition, vol. 1, pp. 181-186, March 1996.
[2] J. Walter, R. W. De Doncker, "High-power galvanically isolated DC/DC converter topology for future automobiles", IEEE $34^{\text {th }}$ Annual Power Electronics Specialists Conference, vol. 1, pp. 27-32, June 2003.
[3] L. Zhu, X. Xu, F. Flett, "A 3 kW isolated bi-directional DC/DC converter for fuel cell electric vehicle application", Proceedings of power electronics, pp. 77-82, June 2001.
[4] N. Schibli, "Symmetrical multilevel converters with two quadrant DCDC feeding", EPFL, Thèse Nr. 2220, pp. 99-171, 2000.
[5] Y. Cheron, Soft commutation, technical edition. London: Chapman \& Hall, 1992, pp. 208-219.
[6] A. Levy, "Comparing the push-pull, forward converter and full bridge topologies in low voltage, high power DC-DC converter", High Frequency Power Converter Conference (HFPC) proceedings, pp. 470476, September 2001.
[7] M. B. Gerber, "On packaging techniques for a high power density DC/DC converter", M.Sc. thesis Johannesburg, South Africa: Rand Afrikaans Univ., Dec. 2001.
[8] J. Miniböck, J. W. Kolar, "Experimental analysis of the application of latest SiC diode and CoolMOS power transistor technology in a 10 kW three-phase PWM (VIENNA) rectifier.", Power Electronics Conference (PCIM) proceedings, pp. 121-125, June 2001.
[9] P. L. Dowell, "Effect of eddy currents in transformer windings", IEE Proc., vol. 113, no. 8, pp. 1387-1394, August 1966.
[10] W. G. Hurley, E. Gath, J. G. Breslin, "Optimizing the AC resistance of multilayer transformer windings with arbitrary current waveforms", IEEE Transactions on Power Electronics, vol. 15, pp. 369-376, March 2000.
[11] J. Reinert, A. Brockmeyer, R. W. De Doncker, "Calculation of losses in ferro- and ferrimagnetic materials based on the modified Steinmetz equation", IEEE Transactions on Industry Applications, vol. 37, pp. 1055-106, July-August 2001.


[^0]:    ${ }^{\text {a }}$ assuming that condition (1) is fulfilled

[^1]:    ${ }^{\mathrm{b}}$ The switching frequency $f_{S}=1 /\left(2 \cdot T_{12}\right)$ is directly proportional to the resonance frequency $f_{0}$ in (5) and (7).

