

Graduate Theses, Dissertations, and Problem Reports

1974

A Simulator for the IBM 3705 Communications Controller

J. William Strider West Virginia University

Follow this and additional works at: https://researchrepository.wvu.edu/etd

Part of the Computer Sciences Commons

Recommended Citation

Strider, J. William, "A Simulator for the IBM 3705 Communications Controller" (1974). *Graduate Theses, Dissertations, and Problem Reports.* 7805. https://researchrepository.wvu.edu/etd/7805

This Thesis is protected by copyright and/or related rights. It has been brought to you by the The Research Repository @ WVU with permission from the rights-holder(s). You are free to use this Thesis in any way that is permitted by the copyright and related rights legislation that applies to your use. For other uses you must obtain permission from the rights-holder(s) directly, unless additional rights are indicated by a Creative Commons license in the record and/ or on the work itself. This Thesis has been accepted for inclusion in WVU Graduate Theses, Dissertations, and Problem Reports collection by an authorized administrator of The Research Repository @ WVU. For more information, please contact researchrepository@mail.wvu.edu.

J. William Strider

service of the 1705 is discussed in space detail, and the

Submitted to

The Department of Statistics and Computer Science

of

West Virginia University

In Partial Fulfillment of the Requirements for the Degree of

Master of Science in Computer Science

December 12, 1974

ABSTRACT

This paper describes a computer program which was developed to simulate the IBM 3705 Communications Controller, using the IBM System/360 and System/370 computers. The architecture of the 3705 is discussed in some detail, and the structure of the simulator is described. Future enhancements to the present program are suggested, along with possible applications.

ACKNOWLEDGEMENTS

T would like to take this opportunity to express my appreciation to everyone who helped to make this work possible. I am particularly indebted to my friend and advisor, Dr. Malcolm G. Lane, for both the initial idea for the project, and for his continuing support and encouragement. I am also grateful to Ms. Rita Saltz for her efforts in proofreading the manuscript, and to the management of the West Virginia University Computer Center for the marvelous facilities which were made available to me almost without limit. And finally, I want to thank my wife, Jean, for her infinite patience during the course of the project.

Table of Contents

Int	roduction1	
	Communications controllers1	
	Software considerations2	
	Rationale behind simulator3	
	P.008	
370	5 architecture4	
	Interrupt levels	
	Core storage and addressing6	
	Central control unit	
	Registers6	
	Condition latches8	
	Instruction set	
	Interrupt masking9	
	Storage protection9	
	Miscellaneous features10	
	Communication scanner10	
	Interface control words11	
	Scan counter	
	Business machine clocks	
	Channel adapter	
	Native and emulation modes13	

Adapter states
The simulator. 15 General structure. 15 Options. 15 Trace output. 16 S3705BGN. 16 PSUB. 17 S3705INT. 17 S3705LDR. 18 S3705GO. 19 Instruction decoding. 20 I/O codes. 20 Program levels. 21 Storage protection. 22
The simulator. 15 General structure. 15 Options. 15 Trace output. 16 S3705BGN. 16 PSUB. 17 S3705INT. 17 S3705LDR. 18 S3705GO. 19 Instruction decoding. 20 I/O codes. 20 Program levels. 21 Storage protection. 22
General structure. 15 Options. 15 Trace output. 16 S3705BGN. 16 PSUB. 17 S3705INT. 17 S3705LDR. 18 S3705GO. 19 Instruction decoding. 20 I/O codes. 20 Program levels. 21 Storage protection. 22
Options
Trace output. 16 S3705BGN. 16 PSUB. 17 S3705INT. 17 S3705LDR. 18 S3705GO. 19 Instruction decoding. 20 I/O codes. 20 Program levels. 21 Storage protection. 22
\$3705BGN
\$3705BGN
S3705INT. 17 S3705LDR. 18 S3705GO. 19 Instruction decoding. 20 I/O codes. 20 Program levels. 21 Storage protection. 22
S3705LDR. 18 S3705G0. 19 Instruction decoding. 20 I/0 codes. 20 Program levels. 21 Storage protection. 22
S3705G019Instruction decoding20I/O codes20Program levels21Storage protection22
Instruction decoding
Instruction decoding
I/O codes
Program levels
Storage protection
2월 18일 전 19일 전 20일 전 2
Future improvements
Minor unsupported features23
Network interrupts
Channel interrupts25
Captured data25
Convenience features

Possible applications2	6
Control program generation2	6
Software development2	7
Education2	7
TETEODUCTION	
User instructions Appendix	A
Sample outputAppendix	в
Suggested references Appendix	С

the advant of the communications controller has brought

For a number of years, the concept of asynchronous processing has been an important one in the design of digital computer systems. One of the most significant trends in this area has been the development of intelligent control units in an attempt to relieve main processors from some of the drudgery involved in supervising input/output operations. One area which lends itself readily to such treatment is data communication, and a considerable amount of effort has been expended in developing intelligent communications controllers. This is particularly desirable because of the relatively large size of communication networks, the wide variety of terminal codes and line disciplines in general use, and the difficulties involved in transmitting data over long distances.

These devices are actually small computers whose sole function is to supervise the transmission of data using various types of teleprocessing equipment. They are particularly suited to such menial tasks as code translation and elementary editing, but they are also being used to accomplish automatic terminal and speed recognition, and even simple forms of message routing.

The advent of the communications controller has brought with it a great potential for the computer user to tailor a network to his specific needs. Many of the options which formerly had to be chosen when the control unit was wired can now be decided dynamically by software. Unfortunately, the very nature of the communications controller makes it somewhat inconvenient as a tool for software development. capacity for multiprogramming is somewhat limited, and Its necessity for a stable and continually available the communications network seriously curtails the amount of time which can be dedicated to software debugging. Also, the normal lack of peripheral devices, particularly printers, makes debugging a cumbersome and time-consuming chore. The only alternative so far has been to have a second communications controller available for developmental work, which may not be attractive financially. Thus users have effectively discouraged from learning more been about communications controllers, and developing their own

- 2 -

software.

「本身心別」」で「客に加引え

For these reasons, it was felt that a simulator for a communications controller could be a valuable tool for both the data communications user and the educator. The controller chosen for simulation was the IBM 3705, both because of its widespread use, and because one was available for experimentation while the simulator was being developed. The simulator was written in 360 assembler language, and was implemented on the IBM 360/75 at the West Virginia University Computer Center. It simulates the 3705 at the machine instruction level, and produces optional trace output for debugging purposes.

Programs written in 3705 assembler language can be directly loaded and interpretively executed by the simulator. At this time, it does not fully simulate all aspects of the communications network and host computer interface; hence it could not be used to extensively test a 3705 control program. It is, however, quite adequate for initial program development and testing, and for training students in the basic concepts of communications controllers.

- 3 -

3705 ARCHITECTURE

The 3705 communications controller consists of four major components. The central control unit (CCU) contains most of the arithmetic and logic circuitry necessary for the operation of the 3705; the core memory serves its usual function of providing a storage area for both machine instructions and data; the channel adapter controls the interface between the 3705 and the host computer; and the communication scanner serves as the interface between the 3705 and the communications network.

shop an interrupt | occurs | for a particular program

Programs in the 3705 can execute at any cf five priority levels which are controlled by hardware. Levels one through four are interrupt driven; that is, they are entered only on the occurrence of specific hardware interrupt conditions. Level one, the highest priority level, is used mainly for handling error conditions. It is entered when either a hardware failure or programming error occurs. Level two deals with the communication network, and is entered whenever a communication line must be serviced by the software. Level three is used to handle processing of a less critical nature, including communication with the host

- 4 -

computer, timer maintenance, and operator intevention. Level four is the lowest level of the supervisor, and is entered only upon request of one of the other program levels.

Level five, the lowest priority level, is unique in several respects. It is not interrupt driven, and is executed only when there are no outstanding requests for any of the other program levels. It is intended for non-critical background processing, and hence is not allowed to execute the privileged instructions available to the other four levels.

When an interrupt occurs for a particular program level, the action taken depends upon the relative priority of the currently active level. If the active level is of the same or higher priority, the interrupt request is stacked by the hardware until processing returns to a lower level. At that point, a latch is set to indicate the cause of the interrupt, and the appropriate program level is entered. Each program level begins execution at a predefined storage address: level one starts at location 10 (hexadecimal), level two at location 80, level three at location 100, and level four at location 180. From this initial starting point, each interrupt handling routine may branch to any

- 5 -

other portion of the machine storage without restriction. Processing continues at a particular level, uninterrupted, until either a higher priority interrupt occurs, or the program exits from that level.

The 3705 core storage is organized in bytes of eight bits each; these may be grouped into halfwords (two bytes) and fullwords (four bytes). Storage addressing is by byte; the first byte of memory is designated byte 0, and successive bytes are numbered sequentially. Thus the last byte in a 16K machine, for example, would have the address 16,383.

Basic 3705 addressing allows for an address of 16 bits (one halfword). This will accommodate a storage size of up to 64K bytes. For larger machines, an additional two-bit byte, known as byte X, is appended to the address, thus allowing addressability up to the maximum storage size of 240K bytes. Machines equipped with this extra address byte are said to have the extended addressing feature.

The central control unit contains 32 general registers, each of which is large enough to accommodate a storage address; thus a basic 3705 has 16-bit registers, while a 3705 with extended addressing has 18-bit registers. The registers

registers, rather than being directly available to the

- 6 -

are divided into four groups of eight, and only one group is directly accessible at any given time. The first group (group 0) is available to program levels one and two; group 1 is used by level three; group 2 is accessible to level four; and group 3 is reserved for level five. Thus it is possible to change from one program level to another without saving and restoring the contents of the general registers.

At each program level, the first general register (register 0) of the associated group serves as the instruction address register (IAR). It always contains the address of the next machine instruction to be executed. It is incremented sequentially as processing proceeds, unless it is modified by the executing program. When an interrupt occurs, the IAR of the appropriate level is loaded with the starting address for that level.

only: the only instructions which which is therence in orage

The 3705 contains a number of external registers, of which the general registers are a subset. The external registers, rather than being directly available to the processing program, are accessed via the privileged machine instructions, input and output. External registers are found in the communication scanner and channel adapter, as well as in the CCU. They are the primary means of communication

- 7 -

between hardware and software.

Each program level has a pair of condition latches known as the C and Z latches. These are used to record the results of certain arithmetic, comparative, and logical operations. The latches may then be tested by the program to decide among various courses of action.

The 3705 recognizes 51 machine instructions. Many of these are similar to the instructions found on other small computers, although they are noticeably character criented. There are versions of many of the operations which access only one byte of a register. Multiply and divide operations are totally absent, while shifting operations are severely limited--the only shift available is one bit to the right. All arithmetic and logical operations operate on registers only; the only instructions which directly reference storage are of the load and store variety. There are a number of branching instructions available, although branching may be accomplished by any instruction which modifies register 0 (the IAR). Special purpose instructions include input and output, which are used to access the external registers, and exit, which effects a transfer from one program level to another.

- 8 -

It is possible, via the use of input and output instructions, to mask the various program levels. When any of the four higher priority levels is masked, interrupts for that level will not occur, but will be stacked until that level is unmasked. Masking has no effect upon a previous entry to a particular level; execution will continue until the program exits from that level, but subsequent entries will be inhibited. In this manner, a program operating at a lower level can ensure its uninterrupted execution during particularly critical processing. Masking operates differently with respect to level five, since level five is not interrupt driven. If level five is masked, execution at that level is suspended immediately; if no interrupt requests are outstanding, the 3705 enters the wait state.

The 3705 storage protection feature allows the software to limit access to main storage by the channel adapter and by program level five. By means of output instructions, the program can set a protection key to be associated with each channel adapter and with level five, as well as a storage key to be associated with each block of storage. Program levels one through four are permanently assigned the protection key of zero. When an access to storage is attempted, the

Las agreen the second second

- 9 -

applicable protection key and storage key are checked. Access is permitted if the keys match, if the protection key is zero, or if the storage key is seven, which signifies unprotected storage. In the case of instruction execution, however, the test is more stringent: access is allowed only if the keys match. Any violation of storage protection causes a level one interrupt, with the appropriate latch set to indicate a protection check.

The CCU contains an interval timer which runs continuously, and causes a level three interrupt every 100 milliseconds. It also contains a set of hardware registers which perform the cyclic redundancy check (CRC) accumulation function required for binary synchronous communication. Special circuits within the CCU, including a read-only storage array, are provided to facilitate the initial loading of a program from the host computer. Two display registers are provided to allow the program to communicate with the control console, and a lagging address register (LAE), which contains the address of the last instruction executed, is available to help locate programming errors.

Two types of communication scanner are available for the 3705. The type 1 scanner is bit-oriented; it causes an

the second s

interrupt, and requires program intervention, as each bit is transmitted and received. The type 2 scanner is character-oriented: it assembles bits into characters when data is received from a terminal, the number of bits per character having been specified by the software. Hence, with the type 2 scanner, interrupts occur only as each character is sent or received. The scanner is connected to the 3705 via an attachment base of the appropriate type; communication lines are attached by means of line interface bases (LIBs) and line sets. We shall restrict the following discussion to the type 2 scanner, since the simulator assumes a 3705 equipped with such a scanner.

The type 2 communication scanner contains a local storage array of 96 interface control words (ICWs); each word consists of 46 information bits and 2 parity bits. Each ICW contains control information for a single communication line interface; all communication with a line takes place via the interface control word.

upper scan limit. This will compare the base faces to be

The type 2 scanner contains several external registers which are used in communicating with the network. The attachment base address register (ABAR) is used to hold the interface address for the line currently being examined. The

The type provide of the standard them is for the set there is and

- 11 -

display register is periodically updated with control information concerning a requested interface. Several other registers are used to hold parameters for the scanner, and to facilitate examination and update of the various ICWs.

The scanner examines interface addresses sequentially, and notifies the software whenever character service is required for a particular line. There is a scan counter in the type 2 attachment base which generates the addresses for the scanner; this is done rapidly enough to ensure operation at speeds up to 4800 bps. For higher speed communication, the scanner can be directed, by the software, to establish an upper scan limit. This will cause certain interfaces to be ignored, and hence those interfaces which are used can be scanned more often, resulting in higher line speeds. The software can also cause certain addresses to be substituted for other addresses, further increasing the maximum line speed.

The type 2 scanner recognizes a number of input and output instructions. These are used to access and modify the interface control words and external registers, and to control various operations of the scanner, including the upper scan limit and address substitution features. Each scanner can have from one to four business machine clocks, which are used to provide character timing pulses for low speed lines. Special circuitry is also present to perform diagnostic functions, including modem testing and simulated line activity.

As with the communication scanner, two types of channel adapter are available for the 3705; the type 1 adapter attaches to a byte multiplexer channel, and transfers data in bursts of up to four bytes. Software action is required before and after each burst. The type 2 adapter attaches to a byte multiplexer, a block multiplexer, or a selector channel, and transfers data in large bursts (up to 1023 bytes). Since the simulator assumes a 3705 equipped with a type 1 channel adapter, we shall restrict the following discussion to this adapter.

The type 1 adapter can operate in either of two modes: native subchannel (NSC) mode allows up to 352 communication lines to be supported using a single subchannel address in the host computer. Emulation subchannel (ESC) mode allows the software to emulate the IBM 2701, 2702, and 2703 transmission control units, using a separate host subchannel address for each line.

the congent det deliver a state of the second s

The type 1 adapter can operate in any of three states: initial selection state is entered when a particular line is first addressed by the host computer; data transfer state is entered when data is to be transferred to or from the host; and final status state is entered when status information is to be transferred to the host.

The adapter contains a number of external registers which are used to record status and control information, and to communicate with the host computer. The adapter can be wired to recognize and respond to a number of subchannel addresses; this would apply only to operation in ESC mode. The type 1 adapter recognizes only three channel commands directly: test I/O, write IPL, and no-operation. All other commands are passed to the 3705 software, which must decode the command and take appropriate action. Input and output instructions are available to allow the control program to communicate with the channel adapter.

- 14 -

to execution. These is the state of the 2795 storage,

essential flags and calversely as well as the of the 3715

THE SIMULATOR

The simulator is divided into four load modules which are executed sequentially. S3705BGN is the first module, and serves to invoke the other modules in the proper order. S3705INT is the initialization module, which parses the user-specified parameters, and sets up data areas. S3705LDR is the loader, which brings a 3705 program into main storage for execution. S3705GO, the main body of the simulator, interpretively executes the 3705 program, optionally producing trace output, along with error and information messages.

The contents of the 3705 core storage are kept in a contiguous area in subpool 1 of the 360 storage. The size of this area can be specified by the user, and matches the simulated 3705 storage byte for byte. Most of the global information for the simulator is kept in an area of S3705BGN (symbolic name DATA1). This area contains a number of essential flags and addresses, as well as all of the 3705 registers, latches, and control information.

A number of options can be specified by the user prior to execution. These include the size of the 3705 storage,

- 15 -

the name of the load module to be executed, and the types of trace to be performed. The types of trace currently supported are interrupt trace, which causes a message to appear each time an interrupt occurs; level trace, which causes a message to appear each time a new program level is entered; execution trace, which prints a brief message as each instruction is executed; and extended trace, which implies execution trace, and includes current level and latch settings, and the results of each operation.

The trace output contains the following information for each instruction (see Appendix B): the elapsed time in machine cycles, the value of the IAR, the hexadecimal machine instruction, the instruction mnemonic code, the instruction operands, the currently active level, the two condition latches at that level, and the results of the operation. In certain cases, the result field contains descriptive comments enclosed in asterisks.

S3705BGN receives control from the operating system, and sets up save areas for the entire simulator. It then opens the data control block for printed output, initializes the time and date in the page headings, and passes control to S3705INT. Control is subsequently returned from S3705LDR,

invoke the planistory, while and a second to and

and the return code is tested. If it is satisfactory, control passes to S3705GO; if not, the simulation phase is bypassed. When the simulation is complete, S3705BGN frees the storage area in subpool 1, and returns to the operating system.

S3705BGN contains the subroutine PSUB, which is used by all simulator modules. PSUB receives as input a message of variable length, which it moves to a buffer area and prints. It keeps track of the number of lines printed, and inserts a heading at the top of every page. The length of each message is saved and used to blank a variable portion of the output buffer on the subsequent call.

S3705INT, after receiving control from S3705BGN, processes the parameter field which the user specified on the EXEC statement which invoked the simulator. (Befer to Appendix A for a discussion of the procedures necessary to invoke the simulator). Valid parameter keywords are identified by lookup in a table which is sorted in descending order of keyword length. The current position in the parameter string is compared with each successive keyword until either a match is found, or the end of the table is reached. If the keyword matches an entry in the table, a

- 17 -

corresponding table entry is used to branch to the appropriate processing routine.

except control and text man that a back as recard in

After the parameter list has been fully parsed, assuming no errors have been detected, S3705INT examines the core storage size specified by the user, and acquires the necessary area in subpool 1. The addresses of the beginning and end of the storage area are saved for use in later phases of the simulation. Finally, S3705INT passes control to S3705LDR via an XCTL macro instruction. This removes S3705INT from the chain of control, so that S3705LDR can return control directly to S3705BGN.

S3705LDR receives control from S3705INT, and opens the data control block for the input data set. Since the input data has the partitioned format, a BLDL macro instruction is issued to obtained the directory entry for the requested load module. The directory entry contains the entry point address for the load module, which is placed in general register 0 of group 0. When the program subsequently is given control, execution will thus start at the proper location.

loading process. . The contract of the line of and other, it

After issuing a FIND macro instruction to position the data set to the requested module, S3705LDR starts reading the

If all is well as the sid of the boundary phanes, alloging

- 18 -

member. Since the 3705 is a dedicated machine, no relocation is necessary, and all records in the load module are skipped except control and text records. When a control record is encountered, the length from the channel command word is placed in the data control block, and the data address is added to the address of the storage area in subpccl 1 to produce the address of the start of the following text. The text record which follows the control record is then read using the previously obtained address and length, and the process is repeated until end of file is reached.

Several error conditions can be detected during the loading process. The requested load module may not exist, it may contain excessively long records, or it may be unreadable because of I/O errors. In any of these cases, the simulation is aborted at the point where the error is detected. In the event that the requested load module is larger than the 3705 storage, a warning message is issued, and execution continues, although the module is truncated at the end of storage.

If all is well at the end of the loading phase, S3705GO receives control from S3705BGN. After a few preliminaries, which include disabling program level five and adjusting mask

fields if extended addressing is present, the actual simulation begins. Register 0 of the active level (initially level one) is examined, and the instruction at that address is decoded. Since the operation code in the 3705 is not contiguous, a rather involved procedure is necessary to identify the particular operation, given the machine language representation. Several pages of code are necessary to produce a numeric operation code which can be used to index a table for subsequent processing. Once the operation is identified, a routine is entered to separate the various operands and place them in working storage locations. Finally, the numeric operation code is used as an index to a table of execution routines, and the operation is executed interpretively.

silcale which levels and manipally developed and the

Because of the great diversity in function of the input and output instructions, a second table-lookup procedure is necessary. The hexadecimal input or output code, which can range from zero to 7F, is used to index a table of 1-byte codes. The code thus obtained is then used to index a table of routine addresses, and the appropriate routine is entered to perform the required function. The extra table of 1-byte codes is necessary to save space, since many of the input and output codes are unused, and those which are used are often

- 20 -

similar or identical in function. Thus only a few routines are needed to interpret the 256 possible input and output instructions.

If execution trace or extended trace has been specified, the trace buffer is built during the interpretation process. The trace message is printed just prior to fetching the next instruction; hence any information or error message printed as a result of instruction execution will appear in the listing before the trace line for the instruction.

Program levels are controlled by means of two ordered lists and four counters, along with a set of flags to indicate which levels are masked. One list contains the currently active levels, while the other contains the pending levels. Each list is padded on the right with the number five to a total of five elements. The four counters contain the number of times each of the four interrupt levels are pending. If no interrupts are pending, all counters are zero, and the lists contain all fives. When an interrupt is to be scheduled, the counter corresponding to the level of the interrupt is incremented by one, and the level number is inserted in the pending list in such a way that the list is always kept in ascending order. As each instruction is fetched, the active and pending lists are tested to see if there is a pending interrupt with a higher priority than the currently active level. If so, and if the pending level is not masked, then the pending level becomes the currently active level (the first entry in the active list). When an exit instruction is encountered, the active level is removed from the active list, and the corresponding counter is decremented. If the counter is zero, then the level number is removed from the pending list. Otherwise, another interrupt for this level is still pending, and the list is not altered.

Storage protection is implemented by means of two arrays of bytes. One, of length eight, represents the protection keys, while the second, of length 128, represents the storage keys. As each instruction is executed, any storage references are checked to see that protection is not violated. The effective storage address is used to compute an index into the array of storage keys; the number of the active level is used to index the array of protection keys. The keys are then compared, and if a protection violation is indicated, a level one interrupt is scheduled, with the appropriate latch set to indicate a protection check.

- 22 -

Error conditions are handled in accordance with the actual operation of the 3705, as much as possible. Frogram checks cause the appropriate level one interrupt, unless level one is already active. In that case, a CCU check is indicated; the standard 3705 action is to initiate a new IPL, but since this is not feasible, the simulation is halted at the point where the CCU check occurs.

FUTURE IMPROVEMENTS

There are a number of deficiencies in the present version of the simulator. A few hardware features are currently unsupported, including cyclic redundancy check accumulation, the diagnostic test mode, and several of the control functions of both the channel adapter and communication scanner. This does not seriously impair the usefulness of the simulator, since programs which use any of the unsupported features receive an informational message, and are allowed to continue execution. The modular structure of \$370560 makes it an easy task to add these features when the need arises. A more serious limitation at this point is the lack of a facility for generating a large number of interrupts, such as might be found in a real communications network. In order to give any software a real workout, the simulator will need to provide a high volume of level two and three interrupts, together with the associated characters which might be received from both the host computer and the various terminals of the network.

The problem of generating interrupts from the communications network is relatively straightforward. Each type of terminal can have associated with it a table of valid characters with a distribution calculated to insert an ending sequence every n characters on the average, where n is the mean length of a block of data. The interval between character interrupts can be represented relative to the elapsed time in machine cycles. For synchronous terminals, the interval will be a constant depending on the line speed; for start-stop terminals, the intervals will be exponentially distributed. A suitable pair of pseudo-random number generators, then, can be used to effectively simulate the input from a communications network. The channel adapter, unfortunately, presents a different and more complex problem. It is not enough to merely present the 3705 with a random series of characters as if they had come from the adapter, since the 3705 software must recognize and interpret the great variety of channel commands which can be generated by the host processor. The data from the simulated channel adapter must make sense; it must conform to the rigid structure set forth in the 360 channel architecture.

The manual generation of a large amount of such data would be a mammoth task, to say the least. A more feasible approach might be to design a software monitor which could intercept the output of a number of actual teleprocessing systems, recording the data on magnetic tape. This tape could then be used as input to the simulation, with the added benefit that it could easily be tailored to closely reflect the actual communication environment.

This concept can be extended to include the network as well; data input to the real teleprocessing system could be captured similarly, so that the simulation of both the channel adapter and communication scanner would closely approximate the system for which the 3705 would be used.

- 25 -

Some judicious planning might then produce a benchmark set of input data for the simulator, thus providing an excellent means for comparing various 3705 control programs.

A number of conveniences will probably be added to the simulator in the near future. These will include the facility for the user, to dump selected areas of the 3705 storage and registers, and a means for dynamically enabling and disabling the trace facility. Eventually, the user will be given the ability to specify switch settings on the 3705 control panel, in order to utilize and test the operator communication facilities.

POSSIBLE APPLICATIONS

As mentioned previously, the 3705 simulator should be of considerable value as an aid to software development. An immediate application would be the testing of new releases of IBM-supplied control programs. Although complete testing of the interrupt handlers would not be possible with the current version, the 3705 program could complete its initialization phase, and any gross errors in control program generation would probably be detected.

da lor

As users gain familiarity with the 3705, they might well consider writing their own software, in the form of either modifications to IBM-supplied code, or the design of entirely original control programs. Because of its excellent trace facility, the simulator would prove an invaluable aid to efforts of this type.

The simulator can be equally useful as an educational tool. An introductory course in data communications might well spend some time discussing the 3705, and the simulator could provide students with the opportunity to learn first-hand the problems involved with such processes as editing and code translation. In more advanced courses, the simulator could serve as the base for any number of major projects in communications. It is currently being used by a graduate student who is designing modifications to the IBM-supplied emulator program; without the simulator, such a project would almost certainly be impractical.

Appendix A

User Instructions

The 3705 simulator, as implemented at the West Virginia University Computer Center, can be invoked by means of the cataloged procedure S3705CLG. The following JCL is typical:

//S1 EXEC S3705CLG //SYSIN DD *

3705 Assembler Source Deck

11

T OF ITEACE ----

S3705CLG is a three-step procedure which executes the 3705 assembler, the F-88 linkage editor, and the 3705 simulator. The following parameters are passed to the executed programs:

Assembler -- NODECK, LOAD

Linkage editor -- XREF, LET, LIST, DC

Simulator -- E, X, I, L, SIZE=48K, EP=PGM3705

(Note: If these parameters are overridden, the user should specify DC to the linkage editor, and EP=PGM3705 to the simulator.) The following is a complete description of the parameters which may be specified to the simulator (via PARM.SIM on the EXEC statement):

E or ETRACE -- specifies the execution trace facility. X or XTRACE -- specifies the extended trace facility. I or ITRACE -- specifies the interrupt trace facility. L or LTRACE -- specifies the level trace facility.

SIZE=nnnK -- specifies the size of the 3705 storage in multiples of 1024 bytes. It should normally have a value of 16+32*N, where N is a non-negative integer less than or equal to seven.

EP=name -- specifies the name of the load module to be executed.

Appendix B

old several tissue and accessey

Sample Output

This appendix contains a sample program written in 3705 assembler language, together with the associated simulator output. The program was designed to test the more intricate parts of the simulator, including interrupt masking, storage protection, and Interface Control Word (ICW) access. It switches levels several times, and accesses a number of external registers, including the ABAB, the display registers, and general registers belonging to other than the active level. The interrupts which occur include program controlled interrupts (PCIs), supervisor calls (SVCs), and a level one protection violation.

	LOC	OBJ	CODE	RINIE	B2N2	ADDR	STAT	SOURCE	STATE	EMENT		18MAR73	12/09/74
	000000						1	CTHORCO	CCRC	de voie	the second second		
		0000	0000					SINTEST	CSECT		A ANY ANY A REPORT OF A REPORT OF A REPORT OF		
	000000	0000	0000				2		DC	A (0)	BLOW UP IF WE COME HERE		
									Sec. 200				•
									1.				
						in the second	· . · ·						
	000010						4		ORG S	IMTEST+X'10'	TO LEVEL 1 START ADDRESS		
	000010					States.	5	LEVEL1	DS	ОН	LEVEL 1 INTERRUPT ROUTINE		
•	000010	0082		0	0		6		ST	R0,0(R0)	SAVE REGISTERS ZERO		
	000012	0186		1	0.	00188	7.		ST	R1,4 (R0)	AND ONE		
	000014	71EC		1	7E		. 8		IN	R1,X'7E'	CAUSE OF INTERRUPT		
	000016	7114		1	71	and the second	. 9		OUT	R1,X'71'	DISPLAY		
	000018	B920	0001	. 1	111	00001	10		LA	R1,1	INTERRUPT LEVEL		
•	00001C	7124		1	72		11		OUT	R1,X'72'	DISPLAY		
	00001E			0	70		12	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	OUT	R0,X'70'			4
									UUL	NO, X 10	HARDSTOP		
											LONG THERE DEVICE THE T		* · · · · · · · · · · · · · · · · · · ·
							Sec.						
												·	
	000080						14			CTHERE . MOON			
	000080					000.36			ORG	SIMTEST+X'80'	TO LEVEL 2 START ADDR		
	000080	7170		1	77		16	LEVEL2	DS	OH	LEVEL 2 INTERRUPT ROUTINE		
	000082			1	71	00001	17		IN	R1,X177	INTERRUPT CAUSE		
	000084		0002	1		00002			OUT	R1,X'71'	DISPLAY IT		
	000088			1	72	00002	18		LA	R1,2	INTERRUPT LEVEL		
	00008A			ò	70		19		OUT	R1,X'72'	DISPLAY		
		1004		U	10		20		OUT	R0,X'70'	HARDSTOP		
					1	01000							
		1102				41480				1. 1. 4. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.			
							.42		6.62.	81,1118	562 WE 202 10 10 10 10 10		
						00010				R.7 2 . 4			
	000100			-			67						
	and the second				70		22		ORG	SIMTEST+X 100	LEVEL 3 START ADDRESS		
	000100	7100						LEVEL3	DS	ОН	LEVEL 3 INTERRUPT ROUTINE		
	000100			1	78		24		IN	R1,X'7F'	INTERRUPT CAUSE		
	000102			1(1.		0010E	25		BB	R1 (1,6), PCIL3	BRANCH IF PCI		
	000104		0000	1	71	•	26		OUT	R1,X'71'	DISPLAY		
	000106	8920	0003	1		00003	27		LA	R1,3	INTERBUPT LEVEL		
	00010A			1	72		28		OUT	R1,X'72'	DISPLAY	·	
	00010C	1004		0	70		29	•	OUT	R0,X'70'	HARDSTOP		
	00010-												
	00010E		0020	1 .		00020	31	PCIL3	LA	R1,X'20'	BIT TO RESET .		
	000112			1	77		32		OUT	R1,X'77'	RESET THE INTERROPT		
	000114			1	78		33		IN	R1, X'7F'	GET IT BACK		
	000116			1	71	1.	34		OUT	R1, X*71*	DISPLAY FOR VERIFICATION		
	000118	B920	0003	1	•	00003	35		LA	R1,3			
	00011C			1	72		36		OUT	R1, X'72'	INTERRUPT LEVEL		
	00011E			1	10		37		IN		DISPLAY		*
	000120	9102		1(1)			38			R1,X'10'	GET OLD L4 ADDRESS		-
-							50		ARI	R1(1),2	AND ADD TWO		

. .

CLOCK

٠

18MAR73 12/09/74

. .

2

LOC	OBJ	CODE	R1N1A	R2N2	ADDR	STAT	SOURCE	STATE	MENT	1	8 8 8
000122	1104		1	10		39		OUT	R1, Xº 10º	AND PUT IT BACK	
000124				0.00.54	0052	110	1			AND RETURN TO NEXT LEVEL	
		002 0									
000180						42		ORG	SINTEST+X' 180'	TO LEVEL 4 START ADDR	
000180							LEVEL4	DS	OH	LEVEL 4 INTERRUPT ROUTINE	
000180	71FC		1	77		44		IN	R1, X'7F'	GET INTERRUPT CAUSE	
000182			1(1,1		001B8	45		BBE	R1 (15) , TERM	TERNTHIME TE CHO TH	
000184			1	70		46		IN	R1,X'70'	CUT CTODICE CTTE	
000186			3	3		47		SR	R3,R3		
000188			3(1)	1(0)		48		LCR		ZERO R3	
00018A				71		49		OUT	R3(1),R1(0)	TO LOW ORDER BYTE	
VUUIUA	1314		3			50	+	001	R3,X'71'	STORAGE SIZE IN K	
							*		TUMPPELOP COURDOL		
						52		TEST	INTERFACE CONTROL A	CCESS	
00018C	BA 20	0840	2		00840	53	2164		P3 *****		
000190			4	10130	00002	54		LA	R2,X'840'	LOAD FIRST INTERFACE ADDRESS	
000194		0002	3 (0)		00002			LA	R4,2	INCREMENT FOR INTERFACE ADDR	
000196						55		LRI	R3(0),4	COUNT FOR BCT LOOP	
000198		00.00	2	40	00000		ICWLOOP	CUT	R2,X'40'	LOAD ABAR	
		0020	10.200		00028	.57		LA	R1,X'28'	SET DATA TERMINAL READY, EXT C	LOC
000190			11088	46		58		OUT	R1,X1461	SET SDF FOR SUBSEQUENT MODE SE	T
00019E		0001	1100		00001	59		LA	R1,X'C1'	BISYNCH EBCDIC, SET MODE	
0001A2		002.5	1	45		60		OUT	R1,X'45'	SET LCD AND PCF	
0001A4			2	4		61		AHR	R2,R4	GO TO NEXT INTERFACE	
000116	BA93		3(0)		00196	62		BCT	R3(0),ICWLOOP	AND LOOP BACK	
000148	B920	1000	1		01000	64		LA	R1, LEVEL5	-> LEVEL 5 CODE	
0001AC			1	18		65		OUT			
0001AE		0010	2		00010	66			R1,X'18'	SET UP THE IAR FOR 15	•
0001B2			2	7E	00010	67		LA	R2,X'10'	MASK FOR L3	
0001B4			õ	70				OUT	R2,X'7E'	SET IT	
000186			•			68		OUT	R0,X'7C'	SET PCI L3	
000150	5040					69		EXIT	•	AND ON TO LEVEL 5	
000188			2	78		71	TERM	OUT	R2,X'7F'	ENABLE LEVEL 3	,
0001BA			0	20		72		OUT	R0,X'20'	ABEND SIMULATOR	
0001BC		01BC	1		001BC	73		LA	R1,*	POINT TO OURSELF	
000100			1	18		74		OUT	R1,X'18'	SEND LEVEL 5 BACK HERE	
0001C2	B840					75		EXIT		AND GO TO LEVEL 5	
										RUD GO TO MATAN 2	

SYMBOL	LEN	VALUE	DEPN	REFE	RENCES	sound	\$ 52.42										1:	2/09/74
ENDLOOP	00002	001024	00113	0109														
ICWLOOP	00002	000196	00056	0062		21213												
LEVEL1	00002	000010	00005															
LEVEL2	00002	000080	00015	64804													•	
LEVEL3	00002	000100	00023	61848 .			12											
LEVEL4	00002	000180	00043															
LEVEL5	00002	001000	00098	0064														
LOOP	00002	001012	00104	0114														
PCIL3	00004	.00010E	00031	0025 .			16	1.23.11	1,9,012		0.017							
BO		000000		0006	0006	0007	0012	0020	0029	0068		0079					0000	0071
R1	00001	.000001	00125	0007	0008	0009	0010	0011	0016	0017	0018	0019	0024	0025	0026	0027	0028	0031 0059
				0032	0033	0034	0035	0036	0037	0038.	0039	0044	0045	0046	0048	0057	0058	0092
				0060	0064	0065	0073	0074	0080	0081	0085	0086	0087	0088	. 0089	· 0090.	0091	0092
				0093	0094		5707	15.0						911				
R2		000002		0053	0056	0061	0066	0067	0071	0099		0105						
R 3		000003		0047	0047	0048	0049	0055	0062	0102.	0114					• •		
R4		000004		0054	0061	0100	0110											
R5		000005		0103	0103	0104	0108	0110	0111	0112			BACE .1					
R6		000006		0101	0112													
R7		000007	the set of the set of the	0105	0106	0107 .		0108										
SIMTEST		000000		0004	0014	0022	0042	0077	0097	0117			· · · ·					
SOURCE		001800		0099					· . · ·								1.1.1	
STARTXEQ				0078	0132				1000									
TABGET 1		001804		0100											•			
TARGET2		001808		0101					18.8									
TERM	00002	3001B8	00071	0045		Garden.												
	*	•				LICET			socoel									
									1									

NO STATEMENTS FLAGGED IN THIS ASSEMBLY A RHOTOTRI 1804785. SOURCE RECORDS (SYSIN) = 132 *STATISTICS* LIST, NODECK, LOAD, NORENT, XREF, LINECNT = 50 *OPTIONS IN EFFECT* 179 PRINTED LINES 1

PAGE 1 LOC OBJ CODE RINIM R2N2 ADDR STAT SOURCE STATEMENT

18MAE73 12/09/74

0010	000						97		ORG	SIMTEST+4096	TO LEVEL 5'S STORAGE BLOCK
0010	000					-	98	LEVEL5	DS	OH	
001	000	BA20	1800	2 .		01800	99		LA	R2, SOURCE	-> DATA
001	004	BC20	1804	4		01804	100		LA	R4, TARGET1	-> FIRST RECEIVING FIELD
001	800	BE20	1303	6		01808	101		LA	R6, TARGET2	-> SECOND TARGET
001	00C	BB20	0004	3		00004	102		LA	R3,4	COUNT FOR BCT LOOP
001	010	55A8		5	5		103		SR	R5.R5	ZERO
001	012	2510		5(1)	2		104	LOOP	ICT	R5(1),R2	PICK UP CHARACTER
001	014	2P00		7(1)	2		105		IC	R7(1),0(R2)	GET NEXT CHARACTER
001	016	8600		7 (0)	1. 4.		106		LRI	R7(0),0	ZERO HIGH ORDER BYTE
		7778		7 (1)	7 (1))	107		LCOR	R7 (1), R7 (1)	SHIFT RIGHT
001	1011	75C8		5	7		108		XR	R5, R7	EXCLUSIVE OR
		8806				01024	109		BZL	ENDLOOP	IF ZERO, SKIP IT
	Stand States	4530		5(1)	4		110		STCT	R5(1),R4	STORE FIRST RESULT
		5710		7	5		111		SHR	R7,R5 .	SUBTRACT
		6530		5(1)	6		112		STCT	R5(1), R6	STORE SECOND RESULT
	1024							ENDLOOP.	DS	OH	
	1.212.01	BB95		3(1)		01012	114		BCT	R3 (1), LOOP	AND LOOP BACK FOR NEXT CHARACTER
00	1026	B840					115		EXIT	,	NOW INVOKE LEVEL 4

001800			117		ORG	SIMTEST+0	5144	T	O DATA	BLOCK	
001800	015BC6F7		118	SOURCE	DC	X'015BC61	271	:			
001804	00000000		119	TARGET1	DC	X.0000000	100				
001808	FFFFFFFF		120	TARGET2	DC	X · FFFFFFF	PPI				
			 121	*							
			122	* REGIST	ER EQU	ATES					
			123	*							
000000			124	RO	EQU	0					
000001			125	R1	EQU	1					
000002			126	R2	EQU	2	1				
000003			127	R3	EQU	3					
000004			128	R4	EQU	4					
000005			129	R5	EQU	5					
000006			130		EQU	6					
000007			131		EQU	7		K			
000800			132		END	STARTXEO		S	PECIFY	ENTRY	POINT
								-			

LOC	OBJ	CODE	RININ	B2N2	ADDR	STAT	SOURCE	STATE	MENT	18MAR73 12/09/74	
000800		-				77 78		ORG ENTRY	SIMTEST+2048 STARTXEQ	TO SECOND 2K BLOCK	
000800	7004		0	7D		79	STARTXEQ	OUT	RO.X'7D'	SET PCI L4	
000802	813C		1(1)			80	and see a se	LRI	R1 (1) , X'3C'	MASK BITS FOR LEVELS 2 THROUGH 5	
000804	7124		1	78		81 82	*	OUT	R1,X'7F'	RESET MASK	
							* STORAG	E PROT	ECTION		
000806		0210			00218	85		* 1	P1 V102101	2048 - KET 0	
			:	70	00218			LA	R1,X'0218'		
00080A				73	72.6 4.2	86		OUT	R1, X'73'	SET KEY	
00080C			1(0)			87		LRI	R1(0),0	0 <- KEY 0	
00080E				73	Sec. 1. Sec.	88		OUT	R1,X'73'	SET KEY	
000810			1		00419	89		LA	R1,X'0419'	4096 <- KEY 1	
000814	7134		1	73		90		OUT	R1,X'73'	SET KEY	
000816	B920	06 1F	1		0061F	91		LA	R1,X'061F'	6144 <- KEY 7 (UNPROTECTED)	
00081A	7134		1	73		92		OUT	R1,X'73'	SET KEY	
00081C	B920	0009	1		00009	93		LA	R1,X*0009*	LEVEL 5 <- KEY 1	
000820	7134		1.	73	1.51	94		OUT	R1,X'73'	SET KEY	
000822			TT an		894 S.S.S	95		EXIT		NOW GO TO LEVEL 4 CODE (PCI)	

IN SECOND PAORACTESS

18:30:34 74.343

PAGE 001

TIBE LOCN OBJ CODE OP OPERAND LCZ RESULT

PARAMETERS SPECIFIED -- I, L, X, E, SIZE=48K, EP=PGM 3705

3705 LOAD COMPLETE

*INTERROPT -- PCI L4

0 000800 70D4 OUT 0,X'7D' 1 1 000802 813C LRI 1(1),X'3C' 1C REG 1 = 0000003C 2 000804 7174 OUT 1,X'7F' 1C ** INTERRUPT 1 3 000806 8920 0218 LA 1,000218 1C REG 1 = 00000218 5 00080A 7134 OUT 1,X'73' 1C ** STORAGE PRC 6 00080C 8000 LRI 1(0),X'0O' 1 Z REG 1 = 00000018 7 00080E 7134 OUT 1,X'73' 1 Z ** STORAGE PRC 8 000810 B920 0419 LA 1,000419 1 Z REG 1 = 00000419 ** STORAGE PRC 10 000814 7134 OUT 1,X'73' 1 Z ** STORAGE PRC 11 000816 B920 061F LA 1,00061F 1 Z REG 1 = 00000061F 13 00081A 7134 OUT 1,X'73' 1 Z ** STORAGE PRC 14 00081C B920 0609 LA 1,000609 1 Z REG 1 = 00000009 ** STORAGE PRC 14 00081C B920 0009 LA 1,000009 1 Z REG 1 = 00000009 ** STORAGE PRC 14 00081C B920 0009 LA 1,000009 1 Z REG 1 = 00000009 ** STORAGE PRC 14 00081C B920 0009 LA 1,000009 1 Z REG 1 = 00000000 ** STORAGE PRC 14 00081C B920 0009 LA 1,000009 1 Z REG 1 = 00000000 ** STORAGE PRC 14 00081C B920 0009 LA 1,000009 1 Z REG 1 = 00000000 ** STORAGE PRC 14 00081C B920 0009 LA 1,000009 1 Z REG 1 = 00000000 ** STORAGE PRC 14 000822 B840 EXIT 5 Z *NOW ENTERING LEVEL 4 18 000180 71PC IN 1,X'77' 4 REG 1 = 000003000 21 000184 730C IN 1,X'70' 4 REG 1 = 000003000 22 000183 0308 LCR 3(1),1(0) 4C REG 3 = 00000030 ** DISPLAY ** 24 00018C BA20 0840 LA 2,000840 4C REG 2 = 0000030 ** DISPLAY ** 24 00018C BA20 0840 LA 2,000840 4C REG 2 = 00000030 ** DISPLAY ** 24 00018C BA20 0840 LA 2,000840 4C REG 3 = 00000030 25 000194 8204 LRI 3(0), X'04' 4C REG 3 = 00000030 26 000194 8204 LRI 3(0), X'04' 4C REG 1 = 000000840 26 000196 B920 0028 LA 1,00002 4C REG 1 = 000000840 26 000196 B920 0028 LA 1,00002 4C REG 1 = 00000002 28 000194 8204 LRI 3(0), X'04' 4C REG 1 = 00000002 28 000194 8204 LRI 3(0), X'04' 4C REG 1 = 00000002 28 000194 8204 LRI 3(0), X'04' 4C REG 1 = 00000002 28 000196 B920 0028 LA 1,000028 4C REG 1 = 00000002 32 000196 B920 0028 LA 1,000028 4C REG 1 = 00000002	TECTION **
2 000804 71F4 OUT 1,X'7F' 1C ** INTERBUPT 1 3 000806 B920 0218 LA 1,000218 1C REG 1 = 00000218 5 00080A 7134 OUT 1,X'73' 1C ** STORAGE PRC 6 00080C 8000 LR 1 (0),X'00' 1 Z REG 1 = 00000018 7 00080E 7134 OUT 1,X'73' 1 Z ** STORAGE PRC 8 0008 10 B920 0419 LA 1,000419 1 Z REG 1 = 00000419 ** STORAGE PRC 10 00814 7134 OUT 1,X'73' 1 Z ** STORAGE PRC 11 000816 B920 061F LA 1,00061F 1 Z REG 1 = 0000061F 13 00081A 7134 OUT 1,X'73' 1 Z ** STORAGE PRC 14 00081C B920 061F LA 1,00061F 1 Z REG 1 = 00000009 16 000820 7134 OUT 1,X'73' 1 Z ** STORAGE PRC 17 000822 B840 EXIT *5 Z *NOW ENTERING LEVEL 4 18 000180 71FC IN 1,X'7F' 4 REG 1 = 00000000 20 000184 710C IN 1,X'7G' 4 REG 1 = 00000000 21 000186 33A8 SR 3,3 4 Z REG 3 = 00000000 22 000186 7314 OUT 3,X'71' 4C KR 71 = 00000000 23 000184 7314 OUT 3,X'71' 4C KR 71 = 00000000 23 000184 7314 OUT 3,X'71' 4C KR 71 = 00000000 24 000186 33A8 SR 3,3 4 Z REG 3 = 00000000 25 000184 7314 OUT 3,X'71' 4C KR 71 = 00000000 26 000190 B220 0002 LA 4,000002 4C REG 3 = 00000000 28 000194 8204 LR 3 (0),X'04' 4C REG 3 = 00000000 28 000194 8204 LR 3 (0),X'04' 4C REG 3 = 00000002 28 000194 8204 LR 3 (0),X'04' 4C REG 3 = 00000000 29 000196 4204 OUT 2,X'40' 4C REG 3 = 00000002 28 000194 8204 LR 3 (0),X'04' 4C REG 3 = 00000000 29 000196 4204 OUT 2,X'40' 4C REG 3 = 00000000 20 0000000 20 0002 LA 4,000002 4C REG 4 = 00000000 20 0000000 20 0002 LA 4,000002 4C REG 3 = 00000000 20 000196 4204 OUT 2,X'40' 4C REG 3 = 00000000 20 000196 4204 OUT 2,X'40' 4C REG 1 = 00000000 20 000198 B920 0028 LA 1,00028 4C REG 1 = 0000000840 30 000198 B920 0028 LA 1,00028 4C REG 1 = 00000000	TECTION **
3 000806 B920 0218 LA 1,000218 IC REG 1 = 00000218 ** STORAGE PRC 5 00080A 7134 OUT 1,X'73' 1C ** STORAGE PRC 6 00080C 8000 LRI 1(0),X'00' 1 Z REG 1 = 00000018 7 00080E 7134 OUT 1,X'73' 1 Z REG 1 = 000000419 8 000810 B920 0419 LA 1,000419 1 Z REG 1 = 000000419 10 000814 7134 OUT 1,X'73' 1 Z REG 1 = 00000011 11 000816 B920 061P LA 1,00061F 1 Z REG 1 = 00000000 13 00081A 7134 OUT 1,X'73' 1 Z REG 1 = 00000000 14 000820 7134 OUT 1,X'73' 1 Z REG 1 = 00000000 16 000180 71PC IN 1,X'77' 1 Z REG 1 = 00000000 21 000184 710C IN <	TECTION **
5 00080A 7134 OUT 1,X'73' 1C ** STORAGE PRC 6 00080C 8000 LRI 1(0),X'00' 1 Z REG 1 = 00000018 ** STORAGE PRC 7 00080E 7134 OUT 1,X'73' 1 Z REG 1 = 00000018 ** STORAGE PRC 8 000810 B920 0419 L Z REG 1 = 00000419 ** STORAGE PRC 10 000814 7134 OUT 1,X'73' 1 Z REG 1 = 0000061F ** STORAGE PRC 11 00081A 7134 OUT 1,X'73' 1 Z REG 1 = 00000018 ** STORAGE PRC 13 00081A 7134 OUT 1,X'73' 1 Z REG 1 = 0000001P ** STORAGE PRC 14 00081C B920 061P LA 1,00061P 1 Z REG 1 = 0000000P 14 00081C B920 0009 LA 1,00009 1 Z REG 1 = 00000000P 16 000820 7134 OUT 1,X'73' 1 Z REG 1 = 000000100 ** STORAGE PRC 17 000822 B840 EXIT 5 Z ** STORAGE PRC ** STORAGE PRC 18 00180 71FC IN 1,X'77' 1 Z REG 1 = 00000	TECTION **
6 00080C 8000 LRI 1(0), X*00* 1 Z REG 1 = 00000018 7 00080E 7134 OUT 1, X*73* 1 Z ** STORAGE ** STORAGE PRC 8 000810 B920 0419 LA 1,000419 1 Z REG 1 = 00000419 ** STORAGE PRC 10 000814 7134 OUT 1,X*73* 1 Z REG 1 = 00000419 ** STORAGE PRC 11 000816 B920 061F LA 1,00061F 1 Z REG 1 = 00000016 ** STORAGE PRC 13 000810 7134 OUT 1,X*73* 1 Z REG 1 = 00000009 ** STORAGE PRC 14 000820 B840 EXIT 5 Z ** STORAGE PRC ** STORAGE PRC 17 000820 B840 EXIT 5 Z ** STORAGE PRC ** STORAGE PRC 18 000180 71FC IN 1,X*77* 1 Z REG 1 = 00000000 22 000183 308 LCR </td <td>TECTION **</td>	TECTION **
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
8 000810 B920 0419 LA 1,000419 1 Z REG 1 = 00000419 10 000814 7134 0UT 1,X'73' 1 Z ** STORAGE PRC 11 000816 B920 061P LA 1,00061P 1 Z REG 1 = 0000001 ** STORAGE PRC 13 00081A 7134 0UT 1,X'73' 1 Z ** STORAGE PRC 14 000820 7134 0UT 1,X'73' 1 Z ** STORAGE PRC 17 000822 B840 EXIT 5 Z ** STORAGE PRC 18 000180 71PC IN 1,X'7F' 4 REG 1 = 00000000 22 000184 710C IN 1,X'7O' 4 REG 1 = 000000000 22 0000180 ILCR 3 (1), 1(0) 4C REG 1 = 000000000 22 000184 7314 0UT 3,X'71' 4C REG 2 = 000000000 23 000184 7314 0UT 3,X'71'	
11000816B920061FLA1,00061F1ZREG1 = 0000061F1300081A71340UT1,X'73'1Z**STORAGEPRC1400081CB9200009LA1,0000091ZREG1 = 000000091600082071340UT1,X'73'1Z**STORAGEPRC17000822B840EXIT5Z**'STORAGEPRC*NOWENTERINGLEVEL 441800018071FCIN1,X'7F'4REG1 = 0000010019000182F9 B4BB1(1,7),0001B842200018633A8SR3,34ZREG1 = 000000002100018673140UT3,X'7T'4CREG3 = 00000000200000002000000020000000200000002000000020000000200000002000000002000000002000000002000000002000000002000000002000000000020000000000200000000011,X'7'1'4CREG200000000020000000002000000000200000000020000000002000000000200000000000200000000002000000000000220000000000000220000000000000000220000000000000000<	TECTION **
11 000816 $B920$ $061F$ LA $1,00061F$ 1.2 REG $1 = 0000061F$ 13 $00081A$ 7134 OUT $1,X^{*}73^{*}$ 1.2 REG $1 = 00000009$ 16 000820 7134 OUT $1,X^{*}73^{*}$ 1.2 REG $1 = 00000009$ 16 000820 7134 OUT $1,X^{*}73^{*}$ 1.2 REG $1 = 00000009$ 17 000822 $B840$ $EXIT$ 5.2 $**$ $STORAGE$ PRG *NOWENTERING $LEVEL$ $EVEL$ $EXIT$ 5.2 $**$ $STORAGE$ PRG 19 000182 $F9B4$ BB $1(1,7),0001B8$ 4 REG $1 = 000003000$ 21 000186 $33A8$ SR 3.3 4.2 REG $3 = 000000000$ 22 000186 $33A8$ SR 3.3 4.2 REG $3 = 000000000$ 23 $00018A$ 7314 OUT $3,X^*71^*$ $4C$ REG $2 = 00000030$ 24 $00018C$ $BA20$ 0840 LA $2,000840$ $4C$ REG $2 = 000000030$ 26 000190 $BC20$ 0002 LA $4,000002$ $4C$ REG $3 = 00000002$ 28 000194 8204 LRI $3(0), x^*00^*$ $4C$ REG $3 = 000000840$ 29 000195 4204 UT $2,x^*40^*$ $4C$ REG $1 = 000000840$ 30 000198 $B920$ 0028 LA 1	
14 $00081C$ $B920$ 0009 LA $1,00009$ 1 Z REG $1 = 00000009$ 16 000820 7134 $00T$ $1,X^{*}73^{*}$ 1 Z ** 'STORAGEPR(17 000822 $B840$ $EXIT$ 5 Z ** 'STORAGEPR(18 000180 $71FC$ IN $1,X^{*}7F^{*}$ 4REG $1 = 000000000$ 19 000182 $F9B4$ BB $1(1,7),0001B8$ 420 000184 $710C$ IN $1,X^{*}70^{*}$ 4REG $1 = 000000000$ 21 000186 $33A8$ SR $3,3$ 4ZREG $3 = 000000000$ 22 000184 $710C$ IN $1,X^{*}70^{*}$ 4REG $3 = 000000000$ 23 000186 $33A8$ SR $3,3$ 4ZREG $3 = 00000030$ 23 $00018A$ 7314 $00T$ $3,X^{*}71^{*}$ $4C$ REG $2 = 00000840$ 24 $00018C$ $BA20$ 0840 LA $2,000840$ $4C$ REG $2 = 00000840$ 26 000190 $BC20$ 0002 LA $4,000002$ $4C$ REG $3 = 00000002$ 28 000194 8204 LRI $3(0), X^{*}04^{*}$ $4C$ REG $1 = 000000840$ 29 000196 4204 $00T$ $2,X^{*}40^{*}$ $4C$ REG $1 = 00000028$ 32 000196 4204 $00T$ $1,X^{*}46^{*}$ $4C$ REG $1 = 000000028$	
14 00081C B920 0009 LA 1,000009 1 Z REG 1 = 00000009 16 000820 7134 OUT 1,X'73' 1 Z ** 'STORAGE PRO 17 000822 B840 EXIT 5 Z ** 'STORAGE PRO *NOW ENTERING LEVEL 4 18 000180 71FC IN 1,X'7F' 4 REG 1 = 00000000 19 000182 F9 B4 BB 1(1,7),0001B8 4	TECTION ***
17000822B840EXIT5Z*NOW ENTERING LEVEL 41800018071FCIN $1, X^*7F^*$ 4REG1 = 0000010019000182F9 B4BB1 (1,7),0001B8420000184710CIN $1, X^*70^*$ 4REG1 = 000030002100018633A8SR3,34ZREG3 = 000000000220001830308LCR3 (1), 1 (0)4CREG3 = 000000302300018A7314OUT3, X'71'4CXR<71 = 0000030	
17000822B840EXIT5Z*NOW ENTERING LEVEL 41800018071FCIN $1, X^*7F^*$ 4REG1 = 0000010019000182F9 B4BB1(1,7),0001B8420000184710CIN $1, X^*70^*$ 4REG1 = 000030002100018633A8SR3,34ZREG3 = 00000000220001830308LCR3(1),1(0)4CREG3 = 000000302300018A7314OUT $3, X^*71^*$ 4CXR71 = 0000030** DISPLAY240016CBA200840LA2,0008404CREG2 = 00008402600190BC200002LA4,0000024CREG3 = 00000430290001964204OUT2,X'40'4CREG3 = 0000084030000198B9200028LA1,0000284CREG1 = 000008403200019C4164OUT1,X'46'4CREG1 = 00000028	TECTION **
18 000180 $71FC$ IN $1, X'7F'$ 4REG $1 = 00000100$ 19 000182 F9 B4BB $1(1,7), 0001B8$ 4REG $1 = 00003000$ 20 000184 $710C$ IN $1, X'70'$ 4REG $1 = 00003000$ 21 000186 33A8SR $3,3$ 4ZREG $3 = 000000000$ 22 000183 0308LCR $3(1), 1(0)$ 4CREG $3 = 00000030$ 23 $00018A$ 7314 OUT $3, X'71'$ 4CXR $71 = 00000030$ 24 $00018C$ BA200840LA $2,000840$ 4CREG $2 = 00000840$ 26 000190 BC20 0002 LA $4,000002$ 4CREG $3 = 000000430$ 28 000194 8204LRI $3(0), X'04'$ 4CREG $3 = 00000430$ 29 000196 4204OUT $2, X'40'$ 4CREG $1 = 00000028$ 30 000198 B9200028LA $1,000028$ 4CREG $1 = 00000028$ 32 $00019C$ 4164 OUT $1, X'46'$ 4CREG $1 = 0000000000000$	
19 000182 F9 B4BB $1(1,7),0001B8$ 420 000184 $710C$ IN $1, x^*70^*$ 4REG $1 = 00003000$ 21 000186 $33A8$ SR $3,3$ 4ZREG $3 = 00000000$ 22 000183 0308 LCR $3(1), 1(0)$ 4CREG $3 = 00000030$ 23 $00018A$ 7314 OUT $3, x'71^*$ 4CXR $71 = 0000030$ 24 $00018C$ BA20 0840 LA $2,000840$ 4CREG $2 = 00000840$ 26 000190 BC20 0002 LA $4,000002$ 4CREG $4 = 00000002$ 28 000194 8204LRI $3(0), x'04^*$ 4CREG $3 = 00000430$ 29 000196 4204 OUT $2, x'40^*$ 4CREG $1 = 000000840$ 30 000198 B920 0028 LA $1,000028$ 4CREG $1 = 00000028$ 32 $00019C$ 4164 OUT $1, x'46^*$ 4CICW(020) $= 000000000000000000000000000000000000$	
20000184710CIN $1, X^*70^*$ 4REG $1 = 00003000$ 2100018633A8SR $3,3$ 4ZREG $3 = 00000000$ 220001830308LCR $3(1), 1(0)$ 4CREG $3 = 00000030$ 2300018A7314OUT $3, X'71^*$ 4CXR $71 = 00000030$ 2400018CBA200840LA $2,000840$ 4CREG $2 = 00000840$ 26000190BC200002LA $4,000002$ 4CREG $4 = 00000002$ 280001948204LRI $3(0), X'04^*$ 4CREG $3 = 00000430$ 290001964204OUT $2, X'40^*$ 4CREG $1 = 000000840$ 30000198B9200028LA $1,000028$ 4CREG $1 = 00000028$ 3200019C4164OUT $1, X'46^*$ 4CICW(020) $= 000000000000000000000000000000000000$	
2100018633A8SR3,34ZREG3 $=$ 00000000220001830308LCR3(1),1(0)4CREG3 $=$ 000000302300018A7314OUT3,X'71'4CXR $71 = 0000030$ $**$ DISPLAY2400018CBA200840LA2,0008404CREG2 $=$ 0000084026000190BC200002LA4,0000024CREG4 $=$ 00000002280001948204LRI3(0), X'04'4CREG3 $=$ 00000840290001964204OUT2, X'40'4CREG3 $=$ 0000084030000198B9200028LA1,0000284CREG1 $=$ 000000283200019C4164OUT1, X'46'4CICW (020) $=$ 00000000000	
220001830308LCR $3(1), 1(0)$ 4CREG 3 = 000000302300018A7314OUT $3, X'71'$ 4CXR 71 = 00000302400018CBA200840LA $2,000840$ 4CREG 2 = 0000084026000190BC200002LA $4,000002$ 4CREG 4 = 0000002280001948204LRI $3(0), X'04'$ 4CREG 3 = 00000430290001964204OUT $2, X'40'$ 4CREG 3 = 0000084030000198B9200028LA $1,000028$ 4CREG 1 = 000000283200019C4164OUT $1, X'46'$ 4CICW(020) = 0000000000	
23 00018A 7314 OUT 3,X'71' 4C XR 71 = 00000030 ** DISPLAY ** 24 00018C BA20 0840 LA 2,000840 4C REG 2 = 00000840 26 000190 BC20 0002 LA 4,000002 4C REG 4 = 00000002 28 000194 8204 LRI 3(0), X*04* 4C REG 3 = 00000430 29 000196 4204 OUT 2, X*40* 4C REG 1 = 000000840 30 000198 B920 0028 LA 1,000028 4C REG 1 = 00000028 32 00019C 4164 OUT 1,X*46* 4C ICW(020) = 0000000000	
23 00018A 7314 OUT 3,X'71' 4C XR 71 = 00000030 ** DISPLAY ** 24 00018C BA20 0840 LA 2,000840 4C REG 2 = 00000840 26 000190 BC20 0002 LA 4,000002 4C REG 4 = 00000002 28 000194 8204 LRI 3(0), X'04' 4C REG 3 = 00000430 29 000196 4204 OUT 2,X'40' 4C REG 1 = 000000840 30 000198 B920 0028 LA 1,000028 4C REG 1 = 00000028 32 00019C 4164 OUT 1,X'46' 4C ICW(020) = 0000000000	
24 $00018C$ BA20 0840 LA2,0008404CREG 2 = 0000084026 000190 BC20 0002 LA4,0000024CREG 4 = 0000000228 000194 8204LRI3(0), X*04*4CREG 3 = 0000043029 000196 4204OUT2, X*40*4CREG 1 = 0000084030 000198 B9200028LA1,0000284CREG 1 = 0000002832 $00019C$ 4164OUT1, X*46*4CICW (020) = 0000000000	
280001948204LRI $3(0), x^* 04^*$ 4CREG $3 = 00000430$ 29000196420400T $2, x^* 40^*$ 4C $xR 40 = 00000840$ 30000198B9200028LA $1,000028$ 4CREG $1 = 00000028$ 3200019C416400T $1, x^* 46^*$ 4CICW (020) $= 000000000000000000000000000000000000$	
290001964204OUT $2, x \cdot 40^{\circ}$ 4CXR $40 = 00000840$ 30000198B9200028LA1,0000284CREG1 = 000000283200019C4164OUT1, x \cdot 46^{\circ}4CICW (020)= 0000000A0000	
30 000198 B920 0028 LA 1,000028 4C REG 1 = 00000028 32 00019C 4164 OUT 1,X'46' 4C ICW (020) = 0000000A0000	
32 00019C 4164 OUT 1,X'46' 4C ICW(020) = 000000000000	
35 000 1A2 4154 OUT 1,X'45' 4C ICW (020) = 0000C10A0000	
36 0001A4 4290 AHR 2,4 4 REG 2 = 00000842	
37 0001A6 BA93 BCT 3(0),000196 4 REG 3 = 00000330 **BRANCH TAKE	**
38 000195 4204 00T 2, x 40 4 XR 40 = 00000842	
39 000198 B920 0028 LA 1,000028 .4 REG 1 = 00000028	
41 00019C 4164 OUT 1,X'46' 4 ICW (021) = 00000000000	
42 00019E B920 00C1 LA 1,0000C1 4 REG 1 = 000000001	
44 0001A2 4154 OUT 1,X*45* 4 . ICW (021) = 0000C10A0000	
45 0001A4 4290 AHR 2,4 4 REG 2 = 00000844	
46 0001A6 BA93 BCT 3(0),000196 4 REG 3 = 00000230 **BRANCH TAKE	
47 000196 4204 OUT 2,X'40' 4 XR 40 = 00000844	**

.

18:30:34 74.343

PAGE 002

. .

	TIME	LOCN	OBJ	CODE	OP	OPERAND	LCZ	RI	ESULT		
	48	000198	8920	0028	T.A.	1,000028	4	BEC 1 -		REG 2 = 00001803 .	
	50	00019C			OUT	1.X 46	4		= 00000028		
		00019E				1,000001	4		(2) = 00000		
	53		4154		OUT		4		= 000000c1		
	54	000144				1, X 45	4	TCM 1021	(2) = 0000C	1040000	
	55	000116	4290		AHR	2,4	4	REG 2 =	= 00000846		
	56				BCT	3 (0) ,000196	4			**BRANCH TAKEN**	
	57	000196			OUT	2, X . 40'	4		= 00000846		
		000198				1,000028.	4.		00000028		
	59	00019C			OUT	1, X ' 46'	4	ICH (02	3) = 00000	000000	in the second
1.4.2	60	00019E				1,000001	4		= 00000021		
	62	0001A2			OUT	1,X'45'	4.	ICW (023	3) = 0000C	10 40 000	
	63	000114			AHR	2,4	4	REG 2 =	= .00000848		•
	64	000116	BA 93		BCT	3(0),000196	4	REG 3 =	= 00000030		1.
	65	000148			LA	1,001000	4	REG 1 .=	· 0000 1000		
	67	0001AC			OUT	1, X ' 18'	. 4	XR 18 =	= 00001000		
	68	0001AE	BA 20	0010	LA	2,000010 .	4	REG 2 =	00000010		
	70	0001B2	72 E4		OUT	2, X '78'	4 .	1. 1. 1. 1. 1.		** INTERBUPT MASK ** '	
*INTI	ERRUP	T PC:	L3				1.	1.		and a second second	
	71	000184			OUT	0, X'7C'	4		•	where a second s	
	72	0001B6	B840		EXIT	artic second in	5	1.000	A REAL PROPERTY OF		
	73	001000	BA 20	1800	LA	2,001800	5	REG 2 =	00001800		
	75	001004				4,001804	5.		= 00001804		
4408	77	001008				6,001808	5 . 13	· · · · · · · · · · · · · · · · · · ·	= 00001808		•
	79	00100C	BB20	0004	LA	3,000004	5		= 00000004	the second s	
	81	001010	55A 8		SR	5,5			. 00000000		
	82	001012				5(1),2	5 2			REG 2 = 00001801	
	84	001014			IC	7 (1) , X . 00 . (2)		BEG 7	= 0000005B	ADDR = 001801 = 5BC6F700	8
	86	001016				7 (0) , X'00'	5.2		= 0000005B	ADDA - 001801 - 58001700	
	87	001018				7 (1) ,7 (1)	5C		= 0000002D		
	88	00101A			XR	5,7	SC		= 0000002C		
	89	00101C			BZL	001024	50				
	90	00101E				5 (1) .4	5C	DEC 5 .		REG 4 = 00001805	
	92	001020			SHR	7,5	5			REG 4 = 00001805	
	93	001020				5(1),6			= 00000001		
	95	001024			BCT		5	REG 5 =	00000020	REG 6 = 00001809	
	96	001012			ICT	3(1),001012 5(1),2	5	REG 3 =	= 00000003	**BRANCH TAKEN**	
	98	001012					100 million (17)	REG 5 =	00000058	REG 2 = 00001802	
	100				IC	7 (1), X'00' (2)	5C			ADDR = 001802 = C6F72C00	
	101	001016			LRI	7 (0) . X . 00 .	5 Z		= 00000026		
1010	101					7(1),7(1)	•5		= 00000063		
	102	00101A			XR	5,7	5C	REG 5 *	= 00000038		
	103	00101C 00101E			BZL	001024	5C : .				
10 10 14	104	001012				5(1),4	5C .			REG 4 = 00001805	
	107	001020	The second second		SHR	7,5	5		= 0000002B		·
	109	001024		1		5(1),6	5	REG 5 =	= 00000038	RE3 6 = 0000180A	
	105	001024	0033		BCT	3 (1) ,001012	. 5	REG 3 =	00000002	**BRANCH TAKEN**	

18:30:34 74.343

PAGE 003

	TIME	LOCN	OBJ	CODE	OP	OPERAND	LCZ	R	ESULT	
				•					and the second second	
	110	001012	2510		ICT	5(1),2	5	DEC 5	- 00000006	REG 2 = 00001803
	112	001014			IC	7 (1) , X' 00' (2)	5			ADDR = 001803 = F72C3800
	114	001016			LRI	7 (0) , X . 00 .	5 Z		= 000000F7	ADDA - 001803 - 11203800
	.115	001018				7 (1) ,7 (1)	5C .		= 0000007B	AR DISPINT RA
	116	001011			XR	5,7	5C		= 0000000	
		·00101C			BZL	001024	50	ALG J	- 00000080	** 5152111 **
	118	00101E				5(1),4	5C .		- 0000000	RE3 4 = 00001807
	120	001020			SHR	7,5	SC.		= 00000FFBE	REG 4 = 00001807
	121	001022				5(1),6	5C			RE3 6 = 0000180B
	123	001024				3 (1),001012	5C.	DPC 3	- 00000080	**BRANCH TAKEN**
	124	001012	25 10		ICT	5 (1)., 2	5C	REG S	- 00000007	RE3 2 = 00001804
	126	001014	2700		IC	7 (1) , X' 00' (2)	5	BEG 7	= 000000077	ADDR = 001804 = 2C38BD00
	128	001016			LRI	7 (0) , X' 00'	5 Z		= 0000002C	ADDR - 001804 - 2038000
	129	001018				7 (1) ,7 (1)	5		= 00000020	
	130	0010 1A			XR	5,7	. 5C		= 000000E1	
	131	00101C	8806		BZL	001024 .	5C			
	132	00101E				5 (1) ,4	5C	REG 5	= 000000E1	REG 4 = 00001808 .
	134	001020	57 A0			7,5	5C		= 0000FF35	
	135	001022				5 (1) .6	5C			REG $6 = 0000180C$
	137	001024				3(1),001012	5C .	REG 3	= 00000000	
*INTI	ERRUP	T SVC	L4							
	138	001026			EXIT		5C	1.1.1	·	
*NOW	ENTE	RING LEV	EL 4							
	139	000180			IN	1,X'7F'	4	REG 1	= 00000103	
	140	000182	F9B4		BB	1 (1,7),0001B8	4			**BRANCH TAK EN**
	141	000188			OUT	2, 1 7 7 .	4.			** INTERRUPT MASK **
*NOW	ENTE	RING LEV	EL 3							Larbauore hask
	142	000100	71PC		IN	1, X '77'	3.	REG 1	= 00000103	
	143	000102	P90 A		BB	1 (1, 6), 000 10E	. 3			**BRANCH TAKEN**
	144	00010E	B920	00 20	LA	1,000020	3	REG 1	= 00000020	
	146	000112	7174		OUT	1, Xº 77º	3			
	147	000114	71FC		IN	1, X '7 F'	3	REG 1	= 00000101	
	148	000116			OUT	1, 1'71'	3			** DISPLAY **
	149	000118	B920	0003	LA	1,000003	3	REG 1	= 00000003	
	151	00011C	7124		OUT	1, X 72'	3			** DISPLAY **
	152	00011E			IN	1,X'10'	. 3	REG 1	= 000001BA	
	153	000120	9102		ARI	1(1),X'02'	3		= 000001BC	
	154	000122			OUT	1, X'10'	3		= 000001BC	
	155	000124			EXIT		. 4	and the second sec		
	156	0001BC		0182	LA	1,0001BC	4	REG 1	= 000001BC	
	158	0001C0	and the second second		OUT	1, X ' 18'	4		= 000001BC	
	159	0001C2		1.20	EXIT		5.			
*ERR(PROTECT	TON (CHECK						
	160	0001BC		-			5C		;	
#NON	ENTE	RING LET	BL 1							

18:30:34 74.343

PAGE 004

. .

LOCN OBJ CODE OP OPERAND LCZ TIME RESULT

	161	000010	0082		ST	0, X ' 00' (0)	1	Z	BEG 0 =	00000012	ADDR	= 0007	80 =	30000824
	163	000012	0186		ST	1,X'04'(0) .	1	Z	REG $1 =$	00000009	ADDR	= 0007	84 =	10380009
	165	000014	71EC		IN	1,X'7E'	1	Z	REG 1 =	00000020				
	166	000016	7114	1	OUT	1, 1 11	1	Z	XR 71 =	00000020	** DI	SPLAY	**	
	167	000018	B920	0001	LA	1,000001	1	Z	REG 1 =	00000001				
	169	00001C	7124		OUT	1, 1 '72'	1	Z	XR 72 =	00000001	** DI	SPLAY	**	
HAR	DSTOP													

*H/

170 00001E 7004 OUT : 0,X'70' 1.2

. .

END OF SIMULATION

Appendix C

Suggested References

IBM Corporation, <u>IBM OS Linkage Editor (F) Program Logic</u>, Form GY28-6667, San Jose, CA, 1972.

- -----, <u>IBM 3704 and 3705 Communications Controller Principles</u> of Operation, Form GC30-3004, Research Triangle Park, NC, 1974.
- -----, IBM 3705 Communications Controller Assembler Language, Form GC30-3003, Research Triangle Park, NC, 1972.
- Generation and Utilities, Guide and Reference Manual, Form GC30-3002, Research Triangle Park, NC, 1972.
 - Program Logic Manual, Form SY30-3001, Research Triangle Park, NC, 1972.
 - <u>Controller</u>, Form GA27-3051, Research Triangle Park, NC, 1972.
- Martin, James, <u>Systems Analysis for Data Transmission</u>, Englewood Cliffs, NJ: Prentice-Hall, 1972.