



Faculty of Electronic and Computer Engineering

**ON-CHIP POWER MANAGEMENT SYSTEM BASED CMOS
RECONFIGURABLE SWITCHED CAPACITOR DC-DC
CONVERTER FOR BATTERY-LESS IOT SOC**

Mohamad Khairul bin Mohd Kamel

Master of Science in Electronic Engineering

2019

**ON-CHIP POWER MANAGEMENT SYSTEM BASED CMOS
RECONFIGURABLE SWITCHED CAPACITOR DC-DC
CONVERTER FOR BATTERY-LESS IOT SOC**

MOHAMAD KHAIRUL BIN MOHD KAMEL

**A thesis submitted
in fulfillment of the requirements for the degree of Master of Science
in Electronic Engineering**

Faculty of Electronic and Computer Engineering

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

2019

DECLARATION

I declare that this thesis entitled “On-Chip Power Management System Based CMOS Reconfigurable Switched Capacitor DC-DC Converter for Battery-less IoT SoC” is the results of my own research except as cited in the references. The thesis has not been accepted for any degree and is not concurrently submitted in candidature of any other degree.

Signature :

Name :

Date :

APPROVAL

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of Master of Science in Electronic Engineering.

Signature :

Supervisor Name :

Date :

DEDICATION

This thesis is affectionately dedicated to my beloved mother and father

ABSTRACT

In recent studies, Radio Frequency (RF) energy harvesting method showed a great potential for indefinite battery lifetime for Internet of Things (IoT) System on Chip (SoC) application which is a system with functional blocks that includes sensors, memory, processing, and data transmission unit. However, the harvested energy is not stable and could not supply enough energy as required by each functional block of IoT SoC. Thus, it needs to be regulated and reconfigured to different levels of Direct Current (DC) supplies. Switched Capacitor (SC) DC-DC converter can be used for this purpose since it can regulate the energy to a stable level by stepping it up or down. But this conventional design has a drawback in fix conversion ratio, thus limited only to either step-up or step-down mode at one time and not simultaneously. Another drawback is SC DC-DC converter is only suitable for low load current application which is only in μA range, thus it requires a Low Dropout (LDO) voltage regulator added as an additional block to fulfil the requirement for high load current in microampere (mA) range. Hence, this work presents the design of a reconfigurable on-chip power management system based on CMOS SC DC-DC converter that can operate in both step-up and step-down simultaneously for battery-less IoT SoC. A method to achieve reconfigurability is proposed based on switching frequency parameter that is generated by Current-Starved Voltage-Controlled Oscillator (CSVCO). Based on the simulation result, the CSVCO enables the SC DC-DC converter to operate in both step-up and step-down modes for an input voltage range of 0.9V to 1.5V. The LDO design consists of error amplifier, bandgap voltage reference, feedback network resistor and series-pass transistor. NMOS transistor has been proposed to replace conventional Bipolar Junction Transistor (BJT) in bandgap voltage circuit to overcome the error amplifier input transistor driving voltage problem. In the simulation, the LDO performance has achieved 90.85dB of open-loop gain, 76.39° of phase margin and 63.46dB of Power Supply Ripple Rejection (PSRR) respectively. The simulations had also been validated through fabrication, measurement analysis, and benchmarking with existing works. Furthermore, it can be seen that the stability of the proposed design is higher compared to the previous research work which is at 75°. It is hopeful that the contribution from this work can be used to achieve more advancement in power management unit development based on CMOS technology and be the future of the microelectronic field.

ABSTRAK

Dalam kajian terkini, kaedah penuaian tenaga Radio Frekuensi (RF) menunjukkan potensi yang besar untuk jangka hayat bateri yang tidak terbatas bagi aplikasi objek Rangkaian Internet (IoT) Sistem pada Cip (SoC) yang mana sistem ini terdiri daripada beberapa blok fungsi seperti sensor, memori, pemprosesan, dan unit penghantaran data. Walau bagaimanapun, tenaga yang dituai adalah tidak stabil dan tidak dapat membekalkan tenaga yang cukup seperti yang diperlukan oleh setiap blok fungsi di dalam IoT SoC. Oleh itu, ia perlu dikawal selia dan dikonfigurasikan kepada tahap bekalan voltan Arus Terus (DC) yang berbeza. Penukar DC-DC Pensuisan Kapasitor (SC) digunakan untuk tujuan ini kerana ia boleh mengawal selia tenaga kepada kuasa yang lebih stabil samada dengan menaikkan atau menurunkan tenaga tersebut. Namun, topologi penukar DC-DC SC konvensional mempunyai kelemahan iaitu nisbah penukaran yang kekal yang mana kelemahan ini telah menghadkan hanya kepada mod menaik atau mod menurun pada satu-satu masa dan tidak boleh secara serentak. Kelemahan lain pada penukar DC-DC SC ialah ianya hanya sesuai digunakan untuk aplikasi arus beban yang rendah dimana arus bebannya dalam lingkungan microampere (mA) sahaja, dengan itu pengatur voltan Keciciran Rendah (LDO) ditambah sebagai blok tambahan untuk memenuhi keperluan arus beban yang tinggi dalam lingkungan mA. Oleh itu, projek ini telah membentangkan satu reka bentuk pengkonfigurasian sistem pengurusan kuasa pada cip berasaskan CMOS penukar DC-DC SC yang boleh beroperasi untuk mod menaik dan mod menurun secara serentak untuk IoT SoC tanpa bateri. Kaedah konfigurasi dicadangkan berdasarkan parameter pensuisan frekuensi yang dihasilkan oleh Pengayun Voltan Terkawal Arus Kelaparan (CSVCRO). Berdasarkan keputusan simulasi, CSVCRO membolehkan penukar DC-DC SC untuk beroperasi pada mod menaik dan mod menurun secara serentak untuk masukan voltan dari 0.9V kepada 1.5V. Reka bentuk LDO terdiri daripada ralat penguat, rujukan voltan jurang jalur, perintang rangkaian maklum balas, dan transistor lulus siri. Transistor NMOS telah dicadangkan untuk menggantikan Transistor Persambungan Bipolar (BJT) konvensional dalam rujukan voltan jurang jalur bagi mengatasi masalah pemacu voltan masukan transistor pada ralat penguat. Berdasarkan keputusan simulasi, prestasi LDO telah mencapai 90.85dB gandaan gelung buka, 76.39° jidar fasa dan 63.46dB Penolakan Riak Bekalan Kuasa (PSRR). Simulasi telah disahkan melalui fabrikasi, analisis pengukuran dan ditanda aras dengan kerja sedia ada. Tambahan pula, kestabilan yang dilihat pada reka bentuk yang dicadangkan adalah lebih tinggi dibandingkan dengan kerja penyelidikan sebelum ini iaitu sebanyak 75°. Adalah diharapkan agar hasil daripada kerja ini dapat digunakan untuk mencapai lebih banyak perkembangan dalam pembangunan unit pengurusan kuasa berdasarkan teknologi CMOS dan menjadi masa depan bidang mikroelektronik.

ACKNOWLEDGEMENTS

Praise is to Allah, the Almighty, on whom ultimately we depend for sustenance and guidance.

Special appreciation goes to my supervisor, Dr. Wong Yan Chiew for her constant guidance, patience and support. Her encouragement and confidence helped me throughout my graduate studies and especially this research project. Her invaluable help of constructive comments and suggestions have contributed to the success of this research.

I would also like to thank my parents and my siblings. They have always been supporting and encouraging me with their best wishes. Not forgotten, my appreciation goes to TalentCorp Malaysia, research officer of Collaborative Microelectronic Design Excellence Centre (CEDEC) USM and my team mate for funding and guidance in this integrated circuit design field. Their knowledge helps me to improve my skills in this field.

Finally, thank you to my friends and family for their support and encouragement throughout my whole journey. Their thoughtful words and kind gestures have been invaluable and will not be forgotten. I would never made this far without them. Thank you.

TABLE OF CONTENTS

	PAGE
DECLARATION	
APPROVAL	
DEDICATION	
ABSTRACT	i
ABSTRAK	ii
ACKNOWLEDGEMENTS	iii
TABLE OF CONTENTS	iv
LIST OF TABLES	vii
LIST OF FIGURES	viii
LIST OF ABBREVIATIONS	xiv
LIST OF PUBLICATIONS	xvi
CHAPTER	1
1. INTRODUCTION	1
1.1 Research background	1
1.2 Problem statement	3
1.3 Research objectives	4
1.4 Scope of research	4
1.5 Contributions	5
1.6 Organization of thesis	6
2. LITERATURE REVIEW	7
2.1 Introduction	7
2.2 Energy harvesting power management unit	7
2.3 DC-DC converter	9
2.3.1 Switched DC-DC converter	10
2.3.2 Linear DC-DC converter	12
2.4 Switched capacitor DC-DC converter	12
2.4.1 Topologies of switched-capacitor based DC-DC converter charge pump	14
2.4.2 Two-phase and four-phase charge pump configuration	17
2.4.3 Reconfigurable conversion techniques of SC DC-DC converter	20
2.4.3.1 Pulse frequency modulation	21
2.4.3.2 Multiple gain	22
2.4.3.3 Gain hoping	23
2.5 Comparison of previous works for reconfigurable SC DC-DC converter	23
2.6 Low dropout LDO voltage regulator	28
2.6.1 Basic LDO voltage regulator	29
2.6.2 The voltage reference	30
2.6.3 The error amplifier	30
2.6.4 The feedback network	31
2.6.5 The series-pass element	31
2.7 Review of previous work of LDO	33
2.8 Summary	36

3.	METHODOLOGY	38
3.1	Introduction	38
3.2	Project flow chart	38
3.3	Project design specification	43
3.4	Design of two-phase SC DC-DC converter	45
3.5	Design of four-phase SC DC-DC converter	47
3.6	Reconfigurable SC DC-DC converter	49
	3.6.1 CMOS ring oscillator	51
	3.6.2 Current-starved voltage-controlled ring oscillator	53
3.7	Low dropout voltage regulator design	54
	3.7.1 Error amplifier design	54
	3.7.2 Error amplifier specifications and testbench	59
	3.7.2.1 Open loop gain	59
	3.7.2.2 Gain bandwidth	60
	3.7.2.3 Phase margin	60
	3.7.2.4 Input common-mode range (ICMR)	61
	3.7.2.5 Slew rate	62
	3.7.2.6 Power dissipation	63
	3.7.2.7 Compensation	63
	3.7.3 Bandgap voltage reference design	64
	3.7.4 Series-pass element design	69
	3.7.5 Feedback network design	71
3.8	LDO parameters and testbench	71
	3.8.1 Dropout voltage	71
	3.8.2 Quiescent current	72
	3.8.3 Efficiency	73
	3.8.4 Transient response	74
	3.8.5 Line regulation	74
	3.8.6 Load regulation	76
	3.8.7 Power supply ripple rejection	77
	3.8.8 Noise	80
3.9	Measurement setup	82
	3.9.1 Measurement of reconfigurable SC DC-DC converter	82
	3.9.2 Measurement of LDO	83
3.10	Summary	85
4.	SWITCHED CAPACITOR DC-DC CONVERTER	86
4.1	Introduction	86
4.2	Analysis of two-phase and four-phase charge pump	86
	4.2.1 Output voltage	88
	4.2.2 Leakage current	89
4.3	Analysis on current-starved voltage-controlled ring oscillator	91
4.4	Reconfigurability on SC DC-DC converter	97
4.5	Layout design	102
4.6	Measurement result	103
4.7	Benchmarking of the SC DC-DC converter performance	104
4.8	Summary	106
5.	LOW DROPOUT (LDO) VOLTAGE REGULATOR	107
5.1	Introduction	107
5.2	Error amplifier design	108

5.2.1	Analysis on the performance of error amplifier	110
5.3	Bandgap voltage reference	114
5.3.1	Analysis on the performance of bandgap voltage reference	115
5.4	Feedback network design	117
5.5	Series-pass transistor design	117
5.6	Final design of LDO	119
5.7	Performance evaluation of the design LDO	120
5.7.1	Dropout voltage	120
5.7.2	Gain and phase margin	121
5.7.3	Line regulation	122
5.7.4	Load regulation	123
5.7.5	Power supply rejection ratio and noise	124
5.8	Corner analysis	129
5.9	Consideration in layout development	132
5.10	Measurement on the fabricated chip	136
5.11	Benchmarking of the LDO performance	139
5.12	Summary	141
6.	CONCLUSION AND RECOMMENDATION	142
6.1	Conclusion	142
6.2	Suggestion for future works	143
	REFERENCES	145

LIST OF TABLES

TABLE	TITLE	PAGE
2.1	Comparison of reconfigurable SC DC-DC converter	27
2.2	Comparison of LDO voltage regulator design	35
3.1	Design specification of SC DC-DC Converter	43
3.2	Design specification of LDO	44
3.3	Design specification of error amplifier	44
4.1	Design parameters in CP	87
4.2	Effect of the ring transistors sizing on the power dissipation	94
4.3	Process corner for power dissipation	97
4.4	Benchmarking of the performance of the circuit	105
5.1	Beta effective of NMOS and PMOS	109
5.2	Slew rate result for rising and falling edge	112
5.3	Performance summary of error amplifier	114
5.4	Performance summary of proposed LDO design	139
5.5	Comparison of previous work and performance benchmarking	140

LIST OF FIGURES

FIGURE	TITLE	PAGE
1.1	Block diagram of energy harvesting power management unit	2
2.1	(a) Inductor based (b) Switched capacitor (c) Low dropout voltage regulator	10
2.2	Architecture of a basic voltage doubler	13
2.3	Idealized 2-port SC converter model	14
2.4	(a) Dual phase cascaded voltage doubler (b) Ladder charge pump architecture (c) Fibonacci charge pump architecture and (d) Multiphase cascaded charge pump architecture	16
2.5	(a) Dickson charge pump architecture and (b) its timing diagram	18
2.6	Four-phase all PMOS CP	19
2.7	The four-phase non-overlapping clock signal waveform	20
2.8	The block of four-phase nonoverlapping clock signal generator	20
2.9	Waveform of PFM and gain hopping	21
2.10	Efficiency comparison between single gain converter and multiple gain converter	22
2.11	Closed-loop SC DC-DC converter	24
2.12	Block diagram of converter using two loop configurations	25
2.13	Schematic design of a reconfigurable switched capacitor network (SCN) based on ladder-type architecture	26
2.14	The reconfigurable SC DC-DC converter using new series-parallel architecture with PSM	26
2.15	Basic LDO circuit	29

2.16	LDO with PMOS pass element	32
2.17	LDO with NMOS pass element	32
2.18	Structural of proposed LDO with capacitor-free feature	34
2.19	Proposed LDO structure with Q-reduction circuit	34
3.1	Overall project flow chart	40
3.2	SC DC-DC converter flow chart	41
3.3	LDO voltage regulator flow chart	42
3.4	Four-stage Dickson CP	45
3.5	Schematic of pumping clock voltage-doubler	47
3.6	Schematic of four-phase CP	48
3.7	Clock scheme for four-phase of CP topology	49
3.8	Block diagram of reconfigurable PMU based SC DC-DC converter	50
3.9	CSVCR0 schematic design	53
3.10	LDO design architecture	54
3.11	Relationship between specifications with component in two-stage error amplifier topology	56
3.12	PMOS and NMOS configuration specification setup	58
3.13	Open-loop frequency response curve with open-loop gain of 100dB	59
3.14	Testbench setup for open loop gain, phase margin and gain bandwidth	60
3.15	Error amplifier phase margin and gain margin bode plot	61
3.16	Testbench setup for ICMRR	61
3.17	Error amplifier slew rate	62
3.18	Testbench setup of the error amplifier slew rate	62
3.19	Small signal model for frequency response determination for two-stage error amplifier	63
3.20	Conventional bandgap voltage reference circuit	66
3.21	Proposed bandgap voltage reference schematic with NMOS	67
3.22	PMOS pass element design	69

3.23	Input-output behaviour of linear regulator	72
3.24	Quiescent current of an LDO regulator	73
3.25	Load transient response of an LDO regulator	74
3.26	Line transient response of TPS76933	75
3.27	Line regulation of TPS76933	76
3.28	Load regulation of TPS76933	77
3.29	Simplified LDO gain vs. PSRR	78
3.30	Typical LDO PSRR vs. frequency	79
3.31	PSRR setup using XF analysis	79
3.32	Noise corresponding in LDO circuit	81
3.33	Noise analysis setup	81
3.34	Measurement setup for reconfigurable SC DC-DC converter	82
3.35	Fabricated LDO design in die form	83
3.36	DC probe model	84
3.37	Parameter analyzer	84
3.38	Load regulation measurement setup	85
4.1	Two-phase CP schematic diagram	87
4.2	Transient analysis on output voltage for two-phase and four-phase CP topologies	88
4.3	Leakage current analysis of two and four-phase of CP topologies	89
4.4a	Voltage across drain-source	90
4.4b	Voltage across gate-source	90
4.5	Transient analysis	92
4.6	(a) Frequency over input voltage (b) Output voltage over input voltage	93
4.7	Phase noise for minimum and maximum frequency	93
4.8	Power dissipation for (a) Maximum and (b) Minimum frequency	94
4.9	Power dissipation over transistor sizing	95
4.10	Process corner for oscillating signal	96

4.11	Process corner for frequency	96
4.12	Frequency vs. input voltage relationship	98
4.13	Power dissipation vs. frequency relationship	98
4.14	Comparison of the CSVCRO signal with buffer and without buffer	99
4.15	Schematic of reconfigurable SC DC-DC converter	100
4.16	Transient response of output voltage for $V_{HE} = 1.5V$	100
4.17	Output voltage vs. switching frequency relationship for V_{HE} is 0.9V- 1.5V	102
4.18	SC DC-DC converter layout design	102
4.19	Input voltage vs. frequency	103
4.20	Input voltage vs. frequency $V_{HE} = 0.9V$	104
4.21	Input voltage vs. frequency $V_{HE} = 1.5V$	104
5.1	Schematic design of error amplifier	110
5.2	Gain and phase margin of error amplifier	111
5.3	Slew rate of rising edge and falling edge	112
5.4	Common mode rejection ratio (CMRR) of error amplifier	113
5.5	Power supply rejection ratio (PSRR) of error amplifier	113
5.6	Bandgap voltage reference schematic	115
5.7	Performance of BGR to (a) the input voltage variation and (b) the temperature	116
5.8	PSRR of bandgap voltage reference	116
5.9	Feedback resistor calculation	117
5.10	Series-pass transistor design	119
5.11	Top-level LDO schematic	120
5.12	LDO dropout voltage	121
5.13	Open loop gain and phase margin of LDO	122
5.14	Line regulation performance of LDO	123

5.15	Load regulation of LDO	124
5.16	PSRR of LDO	125
5.17	Output noise of LDO	125
5.18	PSRR of LDO when sweep the output capacitor value	126
5.19	Noise of LDO when sweep the output capacitor value	127
5.20	PSRR of LDO when sweep the low pass capacitor value	128
5.21	Noise of LDO when sweep the low pass capacitor value	128
5.22	The RMS noise over capacitor size of output capacitor and low pass capacitor	129
5.23	Corner analysis for line regulation	130
5.24	Corner process for load regulation	130
5.25	Corner process for PSRR	131
5.26	Corner process for gain and phase margin	131
5.27	Layout design of proposed LDO	133
5.28	Post-layout of line regulation	134
5.29	Post-layout of load regulation	134
5.30	Post-layout of open loop gain	135
5.31	Post-layout of phase margin	135
5.32	Post-layout of PSRR	136
5.33	Fabricated LDO design in die form	136
5.34	Measurement result of regulated output voltage versus input voltage	137
5.35	Measurement result of reference voltage versus input voltage	138
5.36	Measurement result of regulated output voltage versus load current	138

LIST OF ABBREVIATIONS

ADE	-	Analog Design Environment
BGR	-	Bandgap Voltage Reference
CP	-	Charge Pump
CTB	-	Charge Transfer Block
CMOS	-	Complementary Metal-Oxide Semiconductor
CSVCRO	-	Current-Starved Voltage Controlled Ring Oscillator
DRC	-	Design Rule Check
DVS	-	Dynamic Voltage Scaling
EDA	-	Electronic Design Automation
EMI	-	Electro-Magnetic Interference
FSL	-	Fast Switching Limit
ICMR	-	Input Common Mode Range
IP	-	Intellectual Property
IoT	-	Internet of Thing
LVS	-	Layout versus Schematic
LZT	-	Lead Zirconate titanate
LDO	-	Low Dropout
MPPT	-	Multi Point Power tracking
PEX	-	Parasitic Extraction
PMU	-	Power Management Unit
PSRR	-	Power Supply Ripple Rejection
PFM	-	Pulse Frequency Modulation

PSM	-	Pulse Skip Modulation
PWM	-	Pulse Width Modulation
SR	-	Slew Rate
SSL	-	Slow Switching Limit
SC	-	Switched Capacitor
SCN	-	Switched Capacitor Network
SoC	-	System on Chip
TC	-	Temperature Coefficient
VDRG	-	Velocity Damped Resonant Generator
W/L	-	Width/Length
WSN	-	Wireless Sensor Network

LIST OF PUBLICATIONS

The research papers produced and published during the course of this research are as follows:

1. Mohamad Khairul Mohd Kamel, Yan Chiew Wong, 2018. Reconfigurable CMOS Voltage-Controlled-Ring-Oscillator Design for Energy Harvesting Power Management Unit, *Journal of Telecommunication, Electronic and Computer Engineering (JTEC)*, January 24. (Accepted)
2. Khairul, M. & Wong, Y.C., 2017. Evaluation of Charge Transfer Blocks in CP Circuit Topologies. *Journal of Telecommunication, Electronic and Computer Engineering (JTEC)*, 9(2), pp.161–166.
3. Mohamad Khairul Mohd Kamel, Yan Chiew Wong, 2017. Design of wide tuning CMOS voltage-controlled ring oscillator for reconfigurability dc-dc converter. *Proceedings of Mechanical Engineering Research Day 2017*, pp. 120-121, May 2017.
4. Mohamad Khairul Mohd Kamel, Yan Chiew Wong, 2017. Design of Low Dropout LDO Voltage Regulator for RF Receiver Module. *National Symposium on VLSI Technology and System on Chip 2017*, December 12-14. (Accepted)

CHAPTER 1

INTRODUCTION

1.1 Research background

An electronic system requires a power management unit (PMU) as the generation and control of regulated voltage to operate. The power supply design is required to be incorporated with the system design in order to keep up high efficiency (Shirmohammadli & Saberkari, 2016). Integrated circuit components such as linear regulators, switched capacitor voltage converters, and voltage references are typical elements of power management.

In spite of the fact that Internet of Things (IoT) System-on-Chips (SoCs) demonstrate extraordinary potential, they have numerous plan challenges that hinder their widespread development. A standout amongst the most basic issues is node lifetime. Energy harvesting from surrounding sources conceivably gives the uncertain lifetime. Solar, vibration, kinetic and RF energy are the example of energy sources that available in surrounding. Figure 1.1 demonstrates block diagram in the power management of energy harvesting system. Today, as telecommunication systems getting evolve, RF energy is widely spread to the surrounding from wireless broadcast system and tend to have advantages over other energy source. Besides, RF energy can be effortlessly provided when required in each place. This advantage gives great flexibility to the system compared to other energy sources. However, the drawback arises where the harvested energy is unstable and cannot be supplied precisely as required by each block inside the IoT SOC. Thus, regulation and reconfiguration are needed to transform to a different level of supply voltages. A switched capacitor SC DC-DC converter is utilized to transform the harvested energy to various voltage references as needed. In addition, it provides a steady and suitable power supply voltage for each functional block.




Figure 1.1: Block diagram of energy harvesting power management unit

SC DC-DC converters have been broadly utilized because of compatibility to a completely on-chip implementation (Sanders, 2008; Wei & Shih, 2013; Sathe, 2015). The abilities of SC DC-DC converter either step up or step down the input supply voltage by means of controlling different conversion ratios in the power stage is preeminent. Unfortunately, as stated by Retdian et al. (2016), the conversion ratio of conventional SC DC-DC converter is fixed for a given developed topology. The conventional SC DC-DC converter such as Dickson, Ladder, Fibonacci, voltage doubler etc. are all operates the charging and discharging process through a fix cycle of clock signal. Clock signal supply the switching frequency is the crucial parameter to perform reconfigurability of the conversion ratio in SC DC-DC converter. As the result, when there is requirement to supply a different level of output voltage to other functional block in IoT SoC, the different ratios of SC DC-DC converter should be used. Besides, the harvested energy come in at uncertainty voltage level. Therefore, a reconfigurable SC DC-DC converter is required to meet various operating voltage in the SoC.

Another important functional block in PMU is Low Dropout (LDO). The LDO comprises of error amplifier, bandgap voltage reference (BGR), pass series element and feedback network. The output voltage in LDO is scaled by having the power transistor that is

controlled by a feedback network. The LDO provides a fast response as the feedback network is typically just constrained by the steady bandwidth of the error amplifier (Motkurwar & Ghodeswar 2016). The pass transistor is used to allow the power to the output flows through and its power density is restricted by the current of the pass transistor.

The SC DC-DC converter and the LDO voltage regulator forms as power management block in the energy harvesting PMU system. These blocks are designed based on specific design requirement. The proposed methodology is verified theoretically and compared with measurement results. This project has involved schematic designing, layout drawing, real chip fabrication and lab measurement.

1.2 Problem statement

Commonly, IoT SoCs use batteries, which limits node lifetime. This becomes a drawback in IoT SoC development because the necessity for charging or supplanting batteries has reduced user compliance. Energy harvesting from surrounding conceivably gives uncertain lifetime. Nonetheless, the power supply required by IoT SoC block does not precisely work as the harvested energy is unstable (Ali et al., 2013; Har et al., 2017). Thus, a DC-DC converter is desired to transform the voltage to the desired level. SC DC-DC converter is favourable as voltage converter module in the era of IoT which toward SoC industry trends over the other converter candidates such as inductor-based converter and linear regulator. Besides that, SC DC-DC converter is preferable for low-power handling application and provide high power efficiency.

SC DC-DC converters can either step up or step down the input supply voltage via controlling different conversion ratios in the power stage. The conventional topologies such as Dickson, Ladder, voltage doubler etc. have fix conversion ratio. The drawback had limiting the recent development application that require variation of conversion ratio performance. In conventional topologies, the generation of output voltage is controlled by a few parameters.

For example, the switching frequency has a role to control the charging and discharging process to achieve the desired conversion ratio. With the drawback as mentioned, when there is a requirement to supply a different level of output voltage to each functional block in IoT SoC, different SC DC-DC converter should be integrated. Therefore, a reconfigurable on-chip power management-based SC DC-DC converter is needed to transform the power resources from the energy harvesting generator to various voltage references required by each functional block in the IoT SoCs.

1.3 Research objectives

The goal of this project is to design the SC DC-DC converter and LDO voltage regulator. Three objectives have been defined as below:

1. To design and fabricate the reconfigurable of SC DC-DC converter with input voltage range 0.9V to 1.5V for step-up and step-down configuration modes based on current-starved voltage-controlled ring oscillator (CSVCR).
2. To design and fabricate an LDO voltage regulator with improvement of linearity and to provide a constant voltage reference.
3. To analyse and verify the performance of the proposed circuit.

1.4 Scope of research

The scope of research has been limited to a specific area. There are various energy sources available that can be used for energy harvesting, for example thermal, vibration, solar, etc. In this project, single energy source which is radio frequency RF energy source will be focused. Besides that, this project is only focused on designing SC DC-DC converter and LDO voltage regulator circuit. The proposed SC DC-DC converter is focused to have high pumping voltage and able to be reconfigured to perform step-up and step-down mode operation.