A novel interconnection scheme for thin-film silicon solar modules with highly conductive intermediate reflector layer

sults

Re



B. Turan^{*}, **S.** Haas, **A.** Bauer, and **A.** Lambertz

IEK5 – Photovoltaik, Forschungszentrum Jülich GmbH, 52425 Jülich, Germany



- Conclusion A novel interconnection scheme for thin-film silicon solar modules with highly conductive ZnO:Al intermediate reflector layer (ZIR) was introduced
 - In contrast to designs from literature neither extra scribing steps are needed nor extra active area is lost compared to the standard interconnection scheme
 - Implementation into tandem modules with 70nm ZIR layer has proven applicability
 - New problems which arise from debris redeposition on the surface were discussed

Possible solutions to the shunting problem

Interconnetion	Standard	Four	Four	This
scheme	scribes	scribes	scribes/	work



- Shift sub-cell current generation from bottom- to top-cell
- Thinner top-cell \rightarrow increased stability against light-induced degradation
- Aim: higher stabilized overall cell efficiency

Realization for thin-film silicon solar technology



Known designs from literature to cut current path between P2 interconnect and IR



- shifted Efficiency η [%] 6.21 8.18 7.96 8.4 Fill-Factor FF 49.8 **69.2** 73.16 73.4 [%] Short-circuit 10.86 8.58 8.8 8.77 curr. dens. $J_{\rm sc}$ [mA/cm²] 9.18 **Open-circuit** 10.46 10.42 10.44 voltage V_{oc} [V]
- Four scribes: Introduce a fourth scribe P1' before bottom-cell deposition
- Drawbacks: additional scribing step and additional active area lost!
- Four scribes/shifted: Move P1' closer to P1
 - Active area loss reduced, but additional scribing step
 - [1] Bugnon, G. et al. SOLMAT, 95 (8), pp. 2161-2166 [2] Meier, J. et al. 29th IEEE PVSC., pp. 1118-1121.
- A new interconnection scheme is proposed

- Shunting with standard interconnection
- High Fill-Factors for the other design schemes > Proposed design applicable



- Introduction of thin 50nm-100nm layer with suitable refractive index
- Used materials are usually ZnO:AI TCO and/or μ c-SiO_x:H
- <u>Demands</u>: Highly conductive, and spectral selective reflectivity

Problems and limitations

Demand of high electrical conductivity on solar cell level is at the same time problematic on solar module level!

P3 P2 P1

c) This work P3 P2 P1*



- This work: P1* scribe is "delayed" after top-cell + intermediate reflector deposition
- Bottom-cell is used to cut short-circuit between P2 scribe and intermediate reflector
- Advantages: NO additional scribing steps and NO additional area losses



Module characteristics

No shunting with other designs, but strong mismatch

New problems

Effects on cell properties caused by scribing processes before bottom-cell deposition



Dark spots due to redeposition on surface, effect amplified when TCO is ablated



- After interconnection process P2, back-contact deposition will short-circuit the bottom-cell between intermediate reflector and back-contact
- J-V plot of a tandem module on SnO₂:F with 70nm sputtered ZnO:AI intermediate reflector
- 8 sub-cells series connected with 1cm cell stripe width and 1cm cell length
 - \rightarrow Total area A=8cm²
- 4 Modules processed on one 10x10cm² glass substrate

Possible shunting paths created by delayed P1* need to be characterized



- Preliminary experiments with highly conductive µc-Si:H p-Layer showed decrease of fill-factor
- Electrical measurements indicate that shunting between cell-stripes and alloying is unlikely

Acknowledgements: We would like to thank U. Rau for encouraging support. We would also like to thank U. Gehards, H. Siekmannn, and G. Schöpe, for sample preparation. This research has been financed by "Bundesministerium für Umwelt, Naturschutz und Reaktorsicherheit" in the project "Laso", No. 0325245E **Contact:** Bugra Turan, phone: +49 2461 61 9089, fax: +49 2461 61 3735, e-mail: b.turan@fz-juelich.de