



저작자표시-비영리-변경금지 2.0 대한민국

이용자는 아래의 조건을 따르는 경우에 한하여 자유롭게

- 이 저작물을 복제, 배포, 전송, 전시, 공연 및 방송할 수 있습니다.

다음과 같은 조건을 따라야 합니다:



저작자표시. 귀하는 원저작자를 표시하여야 합니다.



비영리. 귀하는 이 저작물을 영리 목적으로 이용할 수 없습니다.



변경금지. 귀하는 이 저작물을 개작, 변형 또는 가공할 수 없습니다.

- 귀하는, 이 저작물의 재이용이나 배포의 경우, 이 저작물에 적용된 이용허락조건을 명확하게 나타내어야 합니다.
- 저작권자로부터 별도의 허가를 받으면 이러한 조건들은 적용되지 않습니다.

저작권법에 따른 이용자의 권리는 위의 내용에 의하여 영향을 받지 않습니다.

이것은 [이용허락규약\(Legal Code\)](#)을 이해하기 쉽게 요약한 것입니다.

[Disclaimer](#)

Ph.D. Dissertation

A Study on low damage etching and gate dielectrics for E-mode AlGa_N/Ga_N-on-Si FETs

AlGa_N/Ga_N 전력소자의 특성 향상을 위한
식각과 절연막에 관한 연구

August 2020

**Graduate School of Electrical and Computer
Engineering**

Seoul National University

Il-Hwan Hwang

Abstract

The Si technology for power devices have already approached its theoretical limitations due to its physical and material properties, despite the considerable efforts such as super junction MOSFET, trench gate, and insulated gate bipolar transistors. To overcome these limitations, many kinds of compound materials such as GaN, GaAs, SiC, Diamond and InP which have larger breakdown voltage and high electron velocity than Si also have been studied as future power devices. GaN has been considered as a breakthrough in power applications due to its high critical electric field, high saturation velocity and high electron mobility compared to Si, GaAs, and SiC. Especially, AlGaN/GaN heterostructure field-effect transistors (HFETs) have been considered as promising candidates for high power and high voltage applications.

However, these AlGaN/GaN heterostructure field-effect transistors with the 2DEG are naturally normally-on, which makes the devices difficult to deplete the channel at zero gate bias. Among the various methods for normally-off operation of GaN devices, gate-recess method is a promising method because it can be easier to implement than other approaches and ensure normally-off operation. However, charge trapping at the interface between gate dielectric and (Al)GaN and in the gate dielectric is a big issue for recessed gate MIS-HEMTs. This problem leads to degradation of channel mobility, on-resistance and on-current of the devices. Especially, V_{th} hysteresis after a positive gate voltage sweep and V_{th} shift under a gate bias stress are important reliability challenges in gate recessed MIS-HEMTs.

The scope of this work is mainly oriented to achieve high quality

interface at dielectric/(Al)GaN MIS by studying low damage etching methods and the ALD process of various dielectric layers.

In the etching study, various etching methods for normally-off operation have been studied. Also, etching damage was evaluated by various methods such as atomic force microscopy (AFM), photoluminescence (PL) measurements, X-ray photoelectron spectroscopy (XPS) measurements and electrical properties of the recessed schottky devices. Among the etching methods, the ALE shows the smoothest etched surface, the highest PL intensity and N/(Al+Ga) ratio of the etched AlGaN surface and the lowest leakage current of the gate recessed schottky devices. It is suggested that the ALE is a promising etching technique for normally-off gate recessed AlGaN/GaN MIS-FETs.

In the study of dielectrics, excellent electrical characteristics and small threshold voltage drift under positive gate bias stress are achieved by employing the SiON interfacial layer. However, considerable threshold voltage drift is observed under the higher positive gate bias stress even at the devices using the SiON interfacial layer. For further improvement of interface and reliability of devices, we develop and optimize an ALD AlN as an interfacial layer to avoid the formation of poor-quality oxide at the dielectric/(Al)GaN interface. We also develop an ALD AlHfON as a bulk layer, which have a high dielectric constant and low leakage current and high breakdown field characteristics. Devices with AlN/AlON/AlHfON layer show smaller I-V hysteresis of ~10 mV than that of devices with AlON/AlHfON layer. The extracted static R_{on} values of devices with AlN/AlON/AlHfON and AlON/AlHfON are 1.35 and 1.69 $m\Omega \cdot cm^2$, respectively. Besides, the effective mobility, D_{it} and threshold voltage instability characteristics are all improved by employing the ALD AlN.

In conclusion, for high performance and improvement of reliability of normally-off AlGa_N/Ga_N MIS-FETs, this thesis presents an etching technique for low damage etching and high-quality gate dielectric layer and suggests that the ALE and ALD AlN/AlON/AlHfON gate dielectric are very promising for the future normally-off AlGa_N/Ga_N MIS-FETs

Keyword : Gallium nitride (Ga_N), Metal-insulator-semiconductor (MIS), Reliability, Aluminum nitride (AlN), Atomic layer etching (ALE), Aluminum hafnium oxynitride (AlHfON)

Student Number : 2014-21616

Table of Contents

List of Tables

List of Figures

Chapter 1. Introduction.....	1
1.1. Backgrounds	1
1.2. Normally-off Operation in AlGa _N /Ga _N HFETs.....	3
1.3. Issues and Feasible Strategies in AlGa _N /Ga _N MIS- HFETs	11
1.4. Research Aims	15
1.5. References.....	17
Chapter 2. Development and Evaluation of Low Damage Etching processes.....	22
2.1. Introduction.....	22
2.2. Various Evaluation Methods of Etching Damage...	24
2.3. Low-Damage Dry Etching Methods.....	29
2.3.1. Inductively Coupled Plasma-Reactive Ion Etching Using BCl ₃ /Cl ₂ Gas Mixture	29
2.3.2. Digital Etching Using Plasma Asher and HCl..	34
2.3.3. Atomic Layer Etching Using Inductively Coupled Plasma–Reactive Ion Etching System (ICP- RIE).....	50

2.4. Conclusion	75
2.5. References	76
Chapter 3. SiON/HfON Gate Dielectric Layer by ALD for AlGaIn/GaN MIS-FETs.....	80
3.1. Introduction.....	80
3.2. ALD Processes for SiON and HfON	83
3.3. Electrical Characteristics of ALD SiON, HfON and SiON/HfON Dual Layer on n-GaN	87
3.4. Device Characteristics of Normally-off AlGaIn/GaN MIS-FETs with SiON/HfON Dual Layer	95
3.5. Conclusion	113
3.6. References	114
Chapter 4. High Quality AlN/AlON/AlHfON Gate Dielectric Layer by ALD for AlGaIn/GaN MIS-FETs	120
4.1. Introduction.....	120
4.2. Development of ALD AlN/AlON/AlHfON Gate Stack.....	122
4.2.1. Process Optimization for ALD AlN.....	122
4.2.2. ALD AlN as an Interfacial Layer	144
4.2.3. Thickness Optimization of AlN/AlON/AlHfON Layer	149
4.2.4. ALD AlHfON Optimization.....	159
4.2.5. Material Characteristics of AlN/AlON/	

AlHfON Layer	167
4.3. Device Characteristics of Normally-off AlGaN/GaN MIS-FETs with AlN/AlON/AlHfON Layer	171
4.4. Conclusion	182
4.5. References	183
Chapter 5. Concluding Remarks	188
Appendix.	190
A. N ₂ Plasma Treatment Before Dielectric Deposition	190
B. Tri-gate Normally-on/off AlGaN/GaN MIS-FETs..	200
C. AlGaN/GaN Diode with MIS-gated Hybrid Anode and Edge termination	214
Abstract in Korean.....	219
Research Achievements.....	221

List of Tables

Table 1.1 Characteristics of various semiconductor materials	2
Table 1.2 Advantages and disadvantages of the various methods for normally-off GaN HEMT	9
Table 2.1 Surface composition of GaN during different processing steps estimated from the XPS data	27
Table 2.2 The XPS results of the etched AlGaN surfaces by the BCl ₃ /Cl ₂ based dry etching and the digital etching using asher and HCl.....	48
Table 2.3 The XPS results of the etched AlGaN surfaces by the digital etching using asher and HCl and the atomic layer etching using ICP etcher	69
Table 2.4 Ideality factors and barrier heights determined from I-V characteristics of the fabricated diodes on n-GaN.....	73
Table 3.1 Comparison of PVD, CVD and ALD	85
Table 4.1 Atomic percentages of Al, N, C and O for the ALD AlN	143
Table 4.2 Description of studied AlN/AlON/AlHfON layers.....	149
Table 4.3 Description of studied AlN/AlON/AlHfON layers.....	154
Table 4.4 Description of studied AlON, AlHfON and HfO ₂ layers.....	160
Table 4.5 Atomic percentages of Hf, Al, N, C and O for the ALD AlHfON layer	166

List of Figures

Figure 1.1 Theoretical limits for Si, SiC and GaN	2
Figure 1.2 Schematic drawing of the crystal structure of wurtzite Ga-face and N-face GaN	3
Figure 1.3 Polarization induced sheet charge density and directions of the spontaneous and piezoelectric polarization in Ga- and N-face strained and relaxed AlGa _N /Ga _N heterostructures	5
Figure 1.4 Charge distribution profile of an AlGa _N /Ga _N heterostructure ..	6
Figure 1.5 Band diagram of an AlGa _N /Ga _N heterostructure	6
Figure 1.6 Methods for normally-off AlGa _N /Ga _N FETs; (a) recessed gate, (b) Fluorine treatment, (c) cascode configuration, (d) p-GaN gate	8
Figure 1.7 Band diagram of the dielectric/AlGa _N /Ga _N MIS structure under various gate biases	12
Figure 1.8 (a) Schematic cross-sectional view of gate recessed MIS-HEMTs, (b) schematic of interface states and border traps in recessed AlGa _N /Ga _N MIS-HEMTs.....	13
Figure 1.9 (a) Conduction and valence band offsets for various dielectric on Ga _N , (b) dielectric constant vs bandgap for various dielectric layers.....	14
Figure 2.1 Various dry etching methods (a) reactive ion etching (RIE), (b) electron-cyclotron-resonance reactive ion etching, (c) inductively coupled plasma reactive ion etching (ICP-RIE).....	23
Figure 2.2 AFM images of Ga _N surfaces (a) After BCl ₃ /Cl ₂ plasma dry	

etching (b) After BCl_3/Cl_2 plasma dry etching in ICP system...	25
Figure 2.3 I-V characteristics of Schottky diodes fabricated on both the reference and ICP-etched surfaces	25
Figure 2.4 Schematic illustration of electron transport through the interface of metal with ICP -etched GaN: (a) forward bias condition and (b) reverse bias condition	26
Figure 2.5 Photoluminescence spectra at 20 K of an unetched GaN sample and samples subject to various plasma exposures	28
Figure 2.6 Configuration of the ICP-RIE system in ISRC	30
Figure 2.7 Process flow for estimation of etch rate	30
Figure 2.8 Self bias and etch rate as functions of (a) RF bias power and (b) ICP power	32
Figure 2.9 AFM images as functions of RF bias power (a) 4 W, (b) 6 W and (c) 10 W (ICP power: 350 W).....	33
Figure 2.10 The process of digital etching. (a) plasma oxidation and (b) removal of the oxide using HCl.....	34
Figure 2.11 The image of microwave plasma asher which is used for plasma oxidation.....	35
Figure 2.12 XPS spectra of O1s from the AlGaN surfaces which are treated with HCl at room temperature and HCl at 80 °C, respectively for 5 minutes after plasma oxidation	36
Figure 2.13 The etch rate per cycle for a fixed dipping time of 5 minutes in HCl at 80 °C, varying oxygen plasma time and plasma power	37
Figure 2.14 The etch rate per cycle for a fixed oxygen plasma time of 3 minutes, varying dipping time in HCl at 80 °C and plasma	

power	38
Figure 2.15 The etch rate per cycle for a fixed oxygen plasma time of 3 minutes and varying dipping time in HCl at room temperature	39
Figure 2.16 Fabrication process for the gate recessed schottky devices ...	41
Figure 2.17 The gate-recess processes for the gate recessed schottky devices	42
Figure 2.18 The schematic cross section and dimensions of the fabricated devices	43
Figure 2.19 I-V characteristics of the fabricated gate recessed Schottky devices. (a) drain current and (b) gate current.....	44
Figure 2.20 PL characteristics for the samples	45
Figure 2.21 Atomic force microscopy (AFM) images of a 3 μ m x 3 μ m area. (a) before etching, (b) after ~5 nm etching by the BCl ₃ /Cl ₂ based dry etching using ICP etcher and (c) ~5 nm etching by the digital etching using asher and HCl.....	47
Figure 2.22 N/(Al+Ga) ratios of the etched samples by the BCl ₃ /Cl ₂ based dry etching and the digital etching using asher and HCl.....	49
Figure 2.23 Schematic illustration of one cycle of ALE. (a) O ₂ plasma, (b) purge, (c) BCl ₃ plasma and (d) purge	51
Figure 2.24 The DC self-biases for varying bias power and a fixed ICP power of 400W. (a) O ₂ plasma step and (b) BCl ₃ plasma step	53
Figure 2.25 The DC self-biases for varying ICP power and the fixed bias power. (a) O ₂ plasma step and (b) BCl ₃ plasma step.....	55
Figure 2.26 The DC self-biases for varying pressure and the fixed bias and ICP power. (a) O ₂ plasma step and (b) BCl ₃ plasma step.....	57

Figure 2.27 Etch rates for varying bias power and the fixed ICP power of 400W with BCl ₃ plasma	58
Figure 2.28 Etch rates for varying O ₂ plasma time and each different BCl ₃ plasma time per cycle	60
Figure 2.29 Etch rates for varying BCl ₃ plasma time and each different O ₂ plasma time per cycle	60
Figure 2.30 The ALE linearity between the etch depth and the number of cycles	61
Figure 2.31 The gate-recess processes for the gate recessed Schottky devices	63
Figure 2.32 The schematic cross section and dimensions of the fabricated devices	64
Figure 2.33 I-V characteristics of the fabricated gate recessed Schottky devices. (a) drain current and (b) gate current.....	65
Figure 2.34 PL characteristics for the samples	66
Figure 2.35 Atomic force microscopy (AFM) images of a 3μm x 3μm area. (a) before etching, (b) after ~5 nm etching by the digital etching using ashers and HCl and (c) ~5 nm etching by the ALE	68
Figure 2.36 N/(Al+Ga) ratios of the etched samples by the digital etching using ashers and HCl and the ALE using ICP etcher.....	70
Figure 2.37 Cross-section of the fabricated diodes on n-GaN	71
Figure 2.38 I-V curves of the fabricated diodes on n-GaN. (a) forward I-V characteristics (linear scale), (b) forward I-V characteristics (log scale) and (c) reverse I-V characteristics (log scale).....	73
Figure 3.1 Various deposition processes for gate dielectrics.....	84
Figure 3.2 Configuration of the PEALD system in ISRC	85

Figure 3.3 Schematic of one deposition cycle of ALD SiON and HfON..	86
Figure 3.4 Process flow of circular MIS capacitors	88
Figure 3.5 C-V curves of (a) 11.8 nm SiON, (b) 20.8 nm HfON and (c) 5 nm SiON/15 nm HfON on n-GaN at 1MHz.....	90
Figure 3.6 C-V curves with multi frequency range from 1 MHz to 1 KHz of (a) SiON, (b) HfON and (c) SiON/HfON on n-GaN	92
Figure 3.7 J-E curves of the fabricated dielectric on n-GaN capacitors....	94
Figure 3.8 Cross-sectional views of gate recessed AlGaIn/GaN MIS-FETs with 5 nm SiON/16 nm HfON and with 22 nm HfON.....	96
Figure 3.9 Schematic of the process flow of the gate recessed MIS-FETs	99
Figure 3.10 Transfer characteristics of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON	101
Figure 3.11 Gate leakage current characteristics of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON.....	102
Figure 3.12 Interface trap density extracted using the conductance method. The measured conductances were shown in the insets.....	103
Figure 3.13 Effective mobility in the normally-off GaN channel of a FAT-FET with a gate length of 100 μm with 22 nm HfON and with 5 nm SiON/16 nm HfON.....	104
Figure 3.14 Pulsed I-V characteristics of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON	106
Figure 3.15 Dynamic on-resistance characteristics of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm	

SiON/16 nm HfON.....	107
Figure 3.16 Off-state I-V characteristics at $V_{GS} = 0$ V for gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON.....	108
Figure 3.17 Benchmark of breakdown voltage and specific R_{on} for gate recessed AlGaIn/GaN MIS-FETs.....	109
Figure 3.18 Threshold voltage instability of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON under positive gate bias of 3.5 V and various stress time	110
Figure 3.19 Threshold voltage instability of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON under positive gate biases of 4.5 and 5 V and various stress time	112
Figure 4.1 Configuration of cluster ALD system in ISRC	122
Figure 4.2 ALD window of ALD AlN. (a) TMA feeding time, (b) N_2 purge time after TMA feeding, (c) NH_3 plasma time and (d) N_2 purge time after NH_3 plasma	125
Figure 4.3 AlN film thickness vs number of ALD cycles	126
Figure 4.4 Process flow of Si MIS-capacitors.....	127
Figure 4.5 Electrical characteristics of AlN as a function of TMA feeding time. (a) C-V hysteresis vs TMA feeding time and (b) breakdown field and leakage current at 2 MV/cm of AlN vs TMA feeding time	129
Figure 4.6 Electrical characteristics of AlN as a function of NH_3 plasma time. (a) C-V hysteresis vs NH_3 plasma time and (b) breakdown field and leakage current at 2 MV/cm of AlN vs	

NH ₃ plasma time.....	130
Figure 4.7 Electrical characteristics of AlN as a function of deposition temperature. (a) C-V hysteresis vs deposition temperature and (b) breakdown field and leakage current at 2 MV/cm of AlN vs deposition temperature.....	132
Figure 4.8 Electrical characteristics of the optimized AlN on Si. (a) C-V characteristics and (b) J-V characteristics	133
Figure 4.9 C-V characteristics of the ALD AlN on n-GaN capacitors. NH ₃ plasma power (a) 100 W, (b) 50 W and (c) 30 W.....	136
Figure 4.10 C-V characteristics of the ALD AlN on n-GaN capacitors with various frequencies varying from 1k to 1MHz. (a) 100 W, (b) 50 W and (c) 30 W.....	137
Figure 4.11 J-V characteristics of the ALD AlN on n-GaN capacitors with various NH ₃ plasma powers	138
Figure 4.12 XRD result for the ALD AlN of 100 nm on n-GaN.....	139
Figure 4.13 Rocking curve of AlN (002) plane of the ALD AlN	140
Figure 4.14 XRR measurement of the ALD AlN of ~ 30 nm on n-GaN.....	141
Figure 4.15 Cross-sectional TEM image of the AlN/n-GaN interface	142
Figure 4.16 XPS spectra of Al 2p, N 1s, C 1s and O 1s of the AlN	143
Figure 4.17 C-V characteristics of the GaN MIS capacitors with accumulation voltages ranging from 0 to 5 V. (a) AlON 5 nm/AlHfON 15 nm, (b) AlN 5 nm/AlHfON 15 nm and (c) SiON 5 nm/AlHfON 15 nm.....	146
Figure 4.18 V _{FB} shift as a function of effective electric field in the fabricated GaN MIS capacitors	147
Figure 4.19 J-E _{eff} characteristics of the fabricated GaN MIS capacitors	148

Figure 4.20 C-V characteristics of the GaN MIS capacitors with accumulation voltages ranging from 0 to 5 V. (a) AlN 3 nm/AlON 2 nm/AlHfON 15 nm, (b) AlN 2 nm/AlON 3 nm/AlHfON 15 nm and (c) AlN 1 nm/AlON 4 nm/AlHfON 15 nm.....	151
Figure 4.21 V_{FB} shift as a function of effective electric field in the fabricated GaN MIS capacitors	152
Figure 4.22 $J-E_{eff}$ characteristics of the fabricated GaN MIS capacitors	153
Figure 4.23 C-V characteristics of the GaN MIS capacitors with accumulation voltages ranging from 0 to 5 V. (a) AlN 2 nm/AlON 1 nm/AlHfON 17 nm, (b) AlN 2 nm/AlON 2 nm/AlHfON 16 nm, (c) AlN 2 nm/AlON 3 nm/AlHfON 15 nm, (d) AlN 2 nm/AlON 4 nm/AlHfON 14 nm and (e) AlN 2 nm/AlON 5 nm/AlHfON 13 nm.....	156
Figure 4.24 V_{FB} shift as a function of effective electric field in the fabricated GaN MIS capacitors	157
Figure 4.25 $J-E_{eff}$ characteristics of the fabricated GaN MIS capacitors	158
Figure 4.26 C-V characteristics of (a) AlON, AlHfON with AlON : HfO ₂ cycle ratio of (b) 1:1, (c) 1:2, (d) 1:3, (e) 1:4 and (f) HfO ₂ and (g) the dielectric constants and (h) the amount of C-V hysteresis of the dielectric layers.....	164
Figure 4.27 XPS spectra of Hf 4f, Al 2p, N 1s, C 1s and O 1s of the ALD AlHfON layer	165
Figure 4.28 XRD patterns of the ALD HfO ₂ and AlHfON with AlON : HfO ₂ cycle ratio of 1:3.....	166
Figure 4.29 TEM images of (a) AlON/AlHfON and (b)	

	AlN/AlON/AlHfON on n-GaN layers and energy dispersive spectroscopy (EDS) results for the selected points	168
Figure 4.30	TOF-SIMS results of (a) AlON/AlHfON and (b) AlN/AlON/AlHfON on n-GaN layers.....	169
Figure 4.31	Transfer characteristics of the fabricated devices in linear scale and log scale	173
Figure 4.32	Output characteristics of the fabricated devices with (a) AlN/AlON/AlHfON and (b) AlON/AlHfON	174
Figure 4.33	Effective mobility in the normally-off GaN channel of FAT-FETs with a gate length of 100 μm with AlON/AlHfON and AlN/AlON/AlHfON	175
Figure 4.34	Interface trap density extracted using the conductance method from MIS capacitors with AlON/AlHfON and AlN/AlON/AlHfON	176
Figure 4.35	Gate leakage characteristics of the fabricated devices with AlN/AlON/AlHfON and AlON/AlHfON.....	177
Figure 4.36	Off-state I-V characteristics of the fabricated devices with AlN/AlON/AlHfON and AlON/AlHfON at $V_{GS} = 0 \text{ V}$	178
Figure 4.37	Specific on-resistance versus the breakdown voltage for the fabricated devices, including other results reported for E-mode GaN MIS-FETs.....	179
Figure 4.38	Threshold voltage instability of the fabricated devices with AlN/AlON/AlHfON and AlON/AlHfON under various positive gate bias and stress time.....	180
Figure 4.39	V_{th} shift comparison with other normally-off GaN MIS-FETs under positive gate bias stress of 1000 sec.....	181

Chapter 1. Introduction

1.1. Background

The silicon technology has been the main stream in the semiconductor industry for many decades because of its several advantages such as fundamentally good electrical properties and low-cost compared to other materials [1-3]. the Si-based devices also have been developed in power applications such as mobile, electric vehicles and home appliances. However, as shown in Fig. 1.1, the Si technology for power devices have already approached its theoretical limitations due to its physical and material properties, despite the considerable efforts such as super junction MOSFET, trench gate, and insulated gate bipolar transistors [4-6]. To overcome these limitations, many kinds of compound materials such as GaN, GaAs, SiC, Diamond and InP which have larger breakdown voltage and high electron velocity than Si also have been studied as future power devices [7-11]. Table 1.1 lists characteristics of various semiconductor materials. Among them, GaN has been considered as a breakthrough in power applications due to its high critical electric field, high saturation velocity and high electron mobility compared to Si, GaAs, and SiC [12].




Fig. 1.1 Theoretical limits for Si, SiC and GaN [13].

	Si	GaAs	4H-SiC	GaN	Diamond	InP
Bandgap (eV)	1.1	1.42	3.26	3.39	5.45	1.34
Electron mobility (cm ² /V · s)	1350	8500	700	900 (Bulk) 2000 (2DEG)	1900	5400
Saturation velocity (10 ⁷ cm/s)	1.0	1.0	2.0	2.5	2.7	2.4
Critical field (MV/cm)	0.3	0.4	3.0	3.3	5.6	0.6
Thermal conductivity (W/cm · K)	1.5	0.43	3.7	1.3	20	0.7

Table 1.1 Characteristics of various semiconductor materials

1.2. Normally-off Operation in AlGaN/GaN HFETs

AlGaN/GaN heterostructure field-effect transistors (HFETs) have been considered as promising candidates for high power and high voltage applications. Two-dimensional electron gases (2DEGs) in AlGaN/GaN heterostructure can be achieved without intentionally doping, which contribute to the excellent performance of AlGaN/GaN based HFETs. The most common growth direction of GaN is normal to the [0001] basal plane, where the atoms are arranged in bilayers. These bilayers consist of two closely spaced hexagonal layers, One with cations and the other with anions. The basal surface should be either Ga- or N-faced as shown in Fig. 1.2 [14].




Fig. 1.2 Schematic drawing of the crystal structure of wurtzite Ga-face and N-face GaN [14].

The large electron sheet densities and high mobilities of 2DEGs have been correlated to the spontaneous and piezoelectric polarization. Without external electric fields, the total polarization \mathbf{P} of AlGaN or GaN is the sum of the spontaneous polarization and piezoelectric polarization. Each polarization can be defined by

$$\mathbf{P}_{SP} = P_{SP}\mathbf{z} , \mathbf{P}_{PE} = 2 \frac{a-a_0}{a_0} \left(e_{31} - e_{33} \frac{C_{13}}{C_{33}} \right).$$

a : the lattice constant of the strained layer

a_0 : the length of the hexagonal edge

e_{31}, e_{33} : the piezoelectric coefficients

C_{13}, C_{33} : elastic constants [15, 16]

The spontaneous polarization can cause electric fields up to 3MV/cm in III-N crystals, and strain from AlGaN/GaN grown pseudomorphically cause an additional piezoelectric field of about 2 MV/cm [17].




Fig. 1.3 Polarization induced sheet charge density and directions of the spontaneous and piezoelectric polarization in Ga- and N-face strained and relaxed AlGaN/GaN heterostructures [14].

The negative sign of the spontaneous polarization is reported for GaN and the negative piezoelectric polarization and the positive piezoelectric polarization are formed for tensile strained AlGaN and compressive strained AlGaN, respectively. As a result, parallel piezoelectric and spontaneous polarization are formed at tensile strain and antiparallel piezoelectric and

spontaneous polarization exist at compressive strain as shown in Fig. 1.3.




Fig. 1.4 Charge distribution profile of an AlGaIn/GaN heterostructure [17]




Fig. 1.5 Band diagram of an AlGaIn/GaN heterostructure[17]

In the case of pseudomorphic AlGa_N/Ga_N heterostructures with Ga-face polarity and parallel piezoelectric and spontaneous polarization formed at tensile strain, the profile of the charge distribution of an AlGa_N/Ga_N heterostructure can be depicted in Fig. 1.4. σ_{AlGa_N} and σ_{Ga_N} are the polarization charges induced by AlGa_N and Ga_N respectively, and σ_s is the ionized surface charge. The sheet density of 2DEG can be defined as

$$n_s = \frac{\sigma_{\text{AlGa}_N}}{q} - \frac{\epsilon}{q^2 d} (q\phi_b + E_f - \Delta E_c).$$

Where ϕ_b , E_f and ΔE_c are the surface barrier height, the Fermi level position with respect to the Ga_N conduction-band edge at the AlGa_N/Ga_N interface, and the conduction band discontinuity between Ga_N and AlGa_N, respectively, as seen in Fig. 1.5 [17]. The sheet density of 2DEG can be increased by increasing the Al-content of the AlGa_N barrier and the AlGa_N barrier thickness on Ga_N [14, 18].

The 2DEG in AlGa_N/Ga_N heterostructures enables Ga_N devices to operate in high frequency applications due to the high electron mobility and high saturation electron velocity of the 2DEG. However, these devices with the 2DEG are naturally normally-on, which makes the devices difficult to deplete the channel at zero gate bias. For power applications, normally-off devices offer desirable fail-safe operation conditions and simple circuit and system architecture because normally-off operation allow the elimination of negative-polarity power supply [19, 20]. For normally-off operation of Ga_N devices, several methods have been reported; recessed gate [19], fluorine treatment [21], cascode configuration [22] and the p-Ga_N gate [23] as shown in Fig. 1.6.




Fig. 1.6 Methods for normally-off AlGaN/GaN FETs; (a) recessed gate [22], (b) Fluorine treatment [24], (c) cascode configuration [22], (d) p-GaN gate [22].

Method	Advantages	Disadvantages
Recessed gate	<ul style="list-style-type: none"> • Large forward breakdown 	<ul style="list-style-type: none"> • Electron trapping at dielectric/(Al)GaN • Etching damage
Fluorine treatment	<ul style="list-style-type: none"> • High current density 	<ul style="list-style-type: none"> • Thermal instability • Fluorine ion damage
Cascode configuration	<ul style="list-style-type: none"> • Stable $V_{th} > 0$ of the Si MOSFET 	<ul style="list-style-type: none"> • Package complexity • Parasitic inductance • High temperature operation limit by si devices
P-GaN gate	<ul style="list-style-type: none"> • Low resistance under the gate • No dielectric issues 	<ul style="list-style-type: none"> • Limited positive gate voltage swing • P-GaN etching issue

Table. 1.2 Advantages and disadvantages of the various methods for normally-off GaN HEMT.

The recessed gate approach can easily deplete the 2DEG channel by reducing the barrier layer thickness under the gate which can be realized by ICP dry etching [25]. However, low damage etching and high-quality dielectric/(Al)GaN interface are required for the high channel mobility and reliability of the devices. The fluorine treatment introducing negatively charge fluorine ions under the gate also depletes the channel by raising the potential of the AlGa_N barrier. As a result, normally-off operation can be realized, but this approach has drawbacks in view of temperature stability

and dispersion behavior as the charged ions might introduce deep traps [21, 26]. P-GaN gate on the AlGaN/GaN is the one of promising approaches for normally-off operation. The big advantage of this approach is that there are no dielectric issues. However, the limited positive gate voltage swing and the P-GaN etching issue are disadvantages of this approach [22]. With the cascode configuration, normally-off operation also can be obtained like in a Si MOSFET. This approach has some drawbacks such as the package complexity and parasitic inductances that affect the switching performance of the devices [27]. More details on methods for normally-off operation can be found in Table 1.2.

1.3. Issues and Feasible Strategies in AlGaN/GaN MIS-HFETs

Among the various methods for normally-off operation of GaN devices, the recessed gate is a promising method because it can be easier to implement than other approaches and ensure normally-off operation. However, as discussed in the former section, charge trapping at the interface between gate dielectric and (Al)GaN and in the gate dielectric is a big issue for recessed gate MIS-HEMTs [28]. This problem leads to degradation of channel mobility, on-resistance and on-current of the devices. Especially, V_{th} hysteresis after a positive gate voltage sweep and V_{th} shift under a gate bias stress are important reliability challenges in gate recessed MIS-HEMTs [29]. Therefore, it is important to understand the basic mechanism of V_{th} shift of the devices. If gate bias is applied to the devices which is large enough for the electrons in the 2DEG to spill over to the dielectric/(Al)GaN interface, the interface traps are quickly filled with electrons and become negatively charged. Also, Bulk traps which is very close to the interface can be filled with electrons and negatively charged. When gate bias returns to zero, the filled traps above Fermi level start to detrap. Although the traps with short time constant release electrons quickly, the traps with long time constant remain filled for a long time, resulting in the V_{th} shift of the devices as shown in Fig. 1.7 [30].




Fig. 1.7 Band diagram of the dielectric/AlGaIn/GaN MIS structure under various gate biases [30]





Fig. 1.8 (a) Schematic cross-sectional view of gate recessed MIS-HEMTs, (b) schematic of interface states and border traps in recessed AlGaN/GaN MIS-HEMTs [29]

in order to minimize the V_{th} shift, a gate recess etching with low plasma induced damage and a high-quality gate dielectric are needed for low interface states and border traps in the gate recessed MIS-FETs as shown in Fig. 1.8. In gate recess etching, some methods have been developed for smooth and high-quality interface between the gate dielectric and etched (Al)GaN surface such as slow etch rate of (Al)GaN recipes [31], digital etching using thermal oxidation or oxygen plasma [32, 33] and TMAH wet etching [34]. Also, many studies for reducing the high interface and bulk traps in the gate dielectric have been done using various gate dielectric layers such as SiN_x , Al_2O_3 , HfO_2 and SiO_2 of which various properties such as conduction and valence band offsets of dielectrics on GaN, dielectric constant and bandgap of dielectrics as shown in Fig. 1.9.

(a)



(b)




Fig. 1.9 (a) Conduction and valence band offsets for various dielectric on GaN [35], (b) dielectric constant vs bandgap for various dielectric layers [36]

1.4. Research Aims

In this research, process development and characterization of normally-off AlGa_N/Ga_N MIS-FETs are carried out for high power and voltage applications. The final goal of this work is to achieve high quality dielectric/(Al)Ga_N interface of normally-off AlGa_N/Ga_N MIS-FETs. The detailed outline of this dissertation is described below.

In chapter 2, various etching methods for normally-off operation have been studied. Also, etching damage was evaluated by various methods such as atomic force microscopy (AFM), photoluminescence (PL) measurements, X-ray photoelectron spectroscopy (XPS) measurements and electrical properties of the recessed schottky devices. It was suggested that ALE can break through the limitations of the digital etching and continuous etching processes and enables more precise etching depth control. Also the smoothest etched surface, the highest PL intensity and N/(Al+Ga) ratio of the etched AlGa_N surface and the lowest leakage current of the gate recessed schottky devices were obtained by using the ALE.

In chapter 3, normally-off AlGa_N/Ga_N MIS-HEMTs with atomic layer deposited 5 nm SiON/16 nm HfON and with atomic layer deposited 22 nm HfON gate insulator were demonstrated. The devices using SiON also exhibited excellent pulsed I-V and dynamic on-resistance characteristics. In addition, small threshold voltage drift under positive gate bias stress was achieved due to the SiON interfacial layer.

In chapter 4, ALD AlN as an interfacial layer was developed and optimized to avoid the formation of poor-quality oxide at the dielectric/(Al)Ga_N interface. Also, ALD AlHfON as a bulk layer which had

a high dielectric constant and low leakage current and high breakdown field characteristics was developed. Finally, Normally-off AlGaIn/GaN MIS-FETs with 2 nm AlN/3 nm AlON/15 nm AlHfON layer were fabricated. The devices with AlN/AlON/AlHfON layer showed smaller I-V hysteresis of ~10 mV and high drain current density of ~566 mA/mm. the effective mobility, D_{it} and threshold voltage instability characteristics were all improved by employing the ALD AlN.

1.5. References

- [1] S. Natarajan, M. Agostinelli, S. Akbar, M. Bost, A. Bowonder, V. Chikarmane, S. Chouksey, A. Dasgupta, K. Fischer, Q. Fu, T. Ghani, M. Giles, S. Govindaraju, R. Grover, W. Han, D. Hanken, E. Haralson, M. Haran, M. Heckscher, R. Heussner, P. Jain, R. James, R. Jhaveri, I. Jin, H. Kam, E. Karl, C. Kenyon, M. Liu, Y. Luo, R. Mehandru, S. Morarka, L. Neiberg, P. Packan, A. Paliwal, C. Parker, P. Patel, R. Patel, C. Pelto, L. Pipes, P. Plekhanov, M. Prince, S. Rajamani, J. Sandford, B. Sell, S. Sivakumar, P. Smith, B. Song, K. Tone, T. Troeger, J. Wiedemer, M. Yang, and K. Zhang, “A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm^2 SRAM cell size,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, vol. 2015–February, no. February, p. 3.7.1-3.7.3, 2015.
- [2] S. E. Thompson and S. Parthasarathy, “Moore’s law: the future of Si microelectronics,” *Mater. Today*, vol. 9, no. 6, pp. 20–25, 2006.
- [3] F. S. Corporation, “CMOS , the Ideal Logic Family,” p. 10, 1983.
- [4] A. Kanale and B. J. Baliga, “Enhancing Short Circuit Capability of 1.2-kV Si IGBT Using a Gate-Source Shorted Si Depletion Mode MOSFET in Series with the Emitter,” *IEEE Trans. Power Electron.*, vol. 35, no. 6, pp. 6350–6361, 2020.
- [5] R. S. Saxena and M. J. Kumar, “A new strained-silicon channel trench-gate power MOSFET: Design and analysis,” *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 3299–3304, 2008.
- [6] F. D. Bauer, “The super junction bipolar transistor: A new silicon power device concept for ultra low loss switching applications at medium to high voltages,” *Solid. State. Electron.*, vol. 48, no. 5, pp. 705–714, 2004.
- [7] C. Wu, J. Chen, P. Han, M. Lee, K. Yang, H. Wang, P. Chang, Q. H. Luc, Y. Lin, C. Dee, A. A. Hamzah, E. Y. Chang, and A. A. Gan, “Normally-Off Tri-Gate GaN MIS-HEMTs with Power Device

- Applications,” *IEEE Trans. Electron Devices*, vol. 66, no. 8, pp. 3441–3446, 2019.
- [8] T. P. Chow, I. Omura, M. Higashiwaki, H. Kwarada, and V. Pala, “Smart power devices and ICs using GaAs and wide and extreme bandgap semiconductors,” *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 856–873, 2017.
- [9] H. Umezawa, M. Nagase, Y. Kato, and S. I. Shikata, “High temperature application of diamond power device,” *Diam. Relat. Mater.*, vol. 24, pp. 201–205, 2012.
- [10] C. Nguyen and M. Micovic, “The state-of-the-art of GaAs and InP power devices and amplifiers,” *IEEE Trans. Electron Devices*, vol. 48, no. 3, pp. 472–478, 2001.
- [11] M. Ostling, R. Ghandi, and C. M. Zetterling, “SiC power devices - Present status, applications and future perspective,” *Proc. Int. Symp. Power Semicond. Devices ICs*, pp. 10–15, 2011.
- [12] S. Chowdhury, Z. Stum, Z. Da Li, K. Ueno, and T. P. Chow, “Comparison of 600V Si, SiC and GaN power devices,” *Mater. Sci. Forum*, vol. 778–780, no. October 2015, pp. 971–974, 2014.
- [13] X. Liu, E. M. C. Analysis, G. Based, and P. Module, “Methodology for EMC Analysis in a GaN Based Power Module To cite this version : HAL Id : tel-01739626 Methodology for EMC Analysis in a GaN Based Power Module Méthodologie d ’ Analyse de la CEM dans un Module de Puissance à Composants GaN,” 2018.
- [14] O. Ambacher, J. Smart, J. R. Shealy, N. G. Weimann, K. Chu, M. Murphy, W. J. Schaff, L. F. Eastman, R. Dimitrov, L. Wittmer, M. Stutzmann, W. Rieger, and J. Hilsenbeck, “Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N- And Ga-face AlGaIn/GaN heterostructures,” *J. Appl. Phys.*, vol. 85, no. 6, pp. 3222–3233, 1999.
- [15] A. F. Wright, “Elastic properties of zinc-blende and wurtzite AlN, GaN, and InN,” *J. Appl. Phys.*, vol. 82, no. 6, pp. 2833–2839, 1997.
- [16] O. Ambacher, B. Foutz, J. Smart, J. R. Shealy, N. G. Weimann, K. Chu, M. Murphy, A. J. Sierakowski, W. J. Schaff, L. F. Eastman, R. Dimitrov, A. Mitchell, and M. Stutzmann, “Two dimensional electron

- gases induced by spontaneous and piezoelectric polarization in undoped and doped AlGaIn/GaN heterostructures,” *J. Appl. Phys.*, vol. 87, no. 1, pp. 334–344, 2000.
- [17] X. G. He, D. G. Zhao, and D. S. Jiang, “Formation of two-dimensional electron gas at AlGaIn/GaN heterostructure and the derivation of its sheet density expression,” *Chinese Phys. B*, vol. 24, no. 6, 2015.
- [18] X. G. He, D. G. Zhao, and D. S. Jiang, “Formation of two-dimensional electron gas at AlGaIn/GaN heterostructure and the derivation of its sheet density expression,” *Chinese Phys. B*, vol. 24, no. 6, 2015.
- [19] K. J. Chen and C. Zhou, “Enhancement-mode AlGaIn/GaN HEMT and MIS-HEMT technology,” *Phys. Status Solidi Appl. Mater. Sci.*, vol. 208, no. 2, pp. 434–438, 2011.
- [20] M. Su, C. Chen, and S. Rajan, “Prospects for the application of GaN power devices in hybrid electric vehicle drive systems,” *Semicond. Sci. Technol.*, vol. 28, no. 7, 2013.
- [21] Y. Cai, Y. Zhou, K. M. Lau, and K. J. Chen, “Control of threshold voltage of AlGaIn/GaN HEMTs by fluoride-based plasma treatment: From depletion mode to enhancement mode,” *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2207–2214, 2006.
- [22] F. Roccaforte, G. Greco, R. Fiorenza and F. Iucolano, “An overview of normally-off GaN-based high electron mobility transistors, *Materials*, 12. 10, 2019.
- [23] I. Hwang, J. Kim, H. S. Choi, H. Choi, J. Lee, K. Y. Kim, J. B. Park, J. C. Lee, J. Ha, J. Oh, J. Shin, and U. I. Chung, “P-GaN Gate HEMTs with tungsten gate metal for high threshold voltage and low gate current,” *IEEE Electron Device Lett.*, vol. 34, no. 2, pp. 202–204, 2013.
- [24] X. Sun, Y. Zhang, K. S. C. T. Palacios, and T. P. Ma, “Impacts of Fluorine-treatment on E-mode AlGaIn / GaN MOS-HEMTs,” no. V, pp. 438–441, 2014.
- [25] S. Huang, Q. Jiang, K. Wei, G. Liu, J. Zhang, X. Wang, Y. Zheng, B. Sun, C. Zhao, H. Liu, Z. Jin, X. Liu, H. Wang, S. Liu, Y. Lu, C. Liu,

- S. Yang, Z. Tang, J. Zhang, Y. Hao, and K. J. Chen, "High-temperature low-damage gate recess technique and ozone-assisted ALD-grown Al₂O₃ gate dielectric for high-performance normally-off GaN MIS-HEMTs," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, vol. 2015–February, no. February, p. 17.4.1-17.4.4, 2015.
- [26] A. Lorenz, J. Derluyn, J. Das, K. Cheng, S. Degroote, F. Medjdoub, M. Germain, and G. Borghs, "Influence of thermal anneal steps on the current collapse of fluorine treated enhancement mode SiN/AlGaIn/GaN HEMTs," *Phys. Status Solidi Curr. Top. Solid State Phys.*, vol. 6, no. SUPPL. 2, pp. 996–998, 2009.
- [27] Z. Liu, X. Huang, F. C. Lee, and Q. Li, "Package parasitic inductance extraction and simulation model development for the high-voltage cascode GaN HEMT," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1977–1985, 2014.
- [28] T. L. Wu, J. Franco, D. Marcon, B. De Jaeger, B. Bakeroot, X. Kang, S. Stoffels, M. Van Hove, G. Groeseneken, and S. Decoutere, "Positive bias temperature instability evaluation in fully recessed gate GaN MIS-FETs," *IEEE Int. Reliab. Phys. Symp. Proc.*, vol. 2016–September, no. 5, p. 4A21-4A26, 2016.
- [29] T. L. Wu, D. Marcon, B. Bakeroot, B. De Jaeger, H. C. Lin, J. Franco, S. Stoffels, M. Van Hove, R. Roelofs, G. Groeseneken, and S. Decoutere, "Correlation of interface states/border traps and threshold voltage shift on AlGaIn/GaN metal-insulator-semiconductor high-electron-mobility transistors," *Appl. Phys. Lett.*, vol. 107, no. 9, pp. 2–6, 2015.
- [30] Y. Lu, S. Yang, Q. Jiang, Z. Tang, B. Li, and K. J. Chen, "Characterization of VT-instability in enhancement-mode Al₂O₃-AlGaIn/GaN MIS-HEMTs," *Phys. Status Solidi Curr. Top. Solid State Phys.*, vol. 10, no. 11, pp. 1397–1400, 2013.
- [31] G. Algan, G. Hemt, W. Wang, Y. Li, C. Lin, Y. Chan, S. Member, G. Chen, and J. Chyi, "Low Damage, Cl₂-Based Gate Recess Etching for," vol. 25, no. 2, pp. 52–54, 2004.
- [32] S. Lin, M. Wang, F. Sang, M. Tao, C. P. Wen, B. Xie, M. Yu, J. Wang, Y. Hao, W. Wu, J. Xu, K. Cheng, and B. Shen, "A GaN HEMT

- structure allowing self-terminated, plasma-free etching for high-uniformity, high-mobility enhancement-mode devices,” *IEEE Electron Device Lett.*, vol. 37, no. 4, pp. 377–380, 2016.
- [33] S. D. Burnham, K. Boutros, P. Hashimoto, C. Butler, D. W. S. Wong, M. Hu, and M. Micovic, “Gate-recessed normally-off GaN-on-Si HEMT using a new O₂-BCl₃ digital etching technique,” *Phys. Status Solidi Curr. Top. Solid State Phys.*, vol. 7, no. 7–8, pp. 2010–2012, 2010.
- [34] D. H. Son, Y. W. Jo, C. H. Won, J. H. Lee, J. H. Seo, S. H. Lee, J. W. Lim, J. H. Kim, I. M. Kang, S. Cristoloveanu, and J. H. Lee, “Normally-off AlGa_N/Ga_N-based MOS-HEMT with self-terminating TMAH wet recess etching,” *Solid. State. Electron.*, vol. 141, no. November 2017, pp. 7–12, 2018.
- [35] R. D. Long and P. C. McIntyre, “Surface preparation and deposited gate oxides for gallium nitride based metal oxide semiconductor devices,” *Materials (Basel)*, vol. 5, no. 7, pp. 1297–1335, 2012.
- [36] R. D. Clark, “Emerging applications for high K materials in VLSI technology,” *Materials (Basel)*, vol. 7, no. 4, pp. 2913–2944, 2014.

Chapter 2. Development and Evaluation of Low Damage Etching Processes

2.1. Introduction

As mentioned in the former section, the gate recess is a promising technique for normally-off operation because it is easier to implement than other approaches and ensure normally-off operation. Due to the high chemical inertness of GaN, many dry etching techniques and plasma chemistries have been used for etching of GaN based materials using reactive ion etching (RIE) [1,2], electron-cyclotron-resonance reactive ion etching [3,4] and inductively coupled plasma reactive ion etching (ICP-RIE) [5-7] as shown in Fig. 2.1. However, plasma induced damage in the gate recess process using such dry etching methods can generates trapping centers on the etched surface and forms a nonstoichiometric surface due to preferential loss of nitrogen [8-10], decreasing the electron mobility and increasing the leakage current of the fabricated devices [8, 11].




Fig. 2.1 Various dry etching methods (a) reactive ion etching (RIE), (b) electron-cyclotron-resonance reactive ion etching, (c) inductively coupled plasma reactive ion etching (ICP-RIE) [12]

For low etching damage, many research groups have studied various etching methods and resulted in great achievements [13-15]. However, efforts to reduce the etching damage are still needed for improving the electrical performance and reliability of the devices.

2.2. Various Evaluation Methods of Etching Damage

Dry etching is widely used for AlGaIn/GaN HFETs due to the limitation of wet chemical etching of (Al)GaIn. However, plasma induced damage in the dry etching process can affect the electrical properties of the devices such as channel mobility, leakage current, on-current and V_{th} instability due to formation of traps on the etched surface [16-17]. Therefore, to improve the device performance, it is necessary to clarify the influence and remove etching damage.

Etching damage can be evaluated by various methods such as atomic force microscopy (AFM), photoluminescence (PL) measurements, X-ray photoelectron spectroscopy (XPS) measurements and electrical properties of the recessed schottky devices. Generally, plasma induced damage create nitrogen vacancies of shallow donor levels, resulting in a nonstoichiometric surface [18]. some research groups have used AFM to quantify the surface morphology as root-mean-square (rms) roughness as shown in Fig. 2.2 because rough etch morphology often indicates a nonstoichiometric surface [1, 19].




Fig. 2.2 AFM images of GaN surfaces (a) After BCl_3/Cl_2 plasma dry etching (b) After BCl_3/Cl_2 plasma dry etching in ICP system [16]

Also, etching damage can be investigated by observing the electrical properties of recessed schottky devices [8, 16]. As shown in Fig. 2.3.




Fig. 2.3 I-V characteristics of Schottky diodes fabricated on both the reference and ICP-etched surfaces [8]

The leakage current of Schottky devices by the dry etching can be explained by tunneling of electrons via plasma induced traps because the traps provide a conducting path with lower energy barrier [8]. Tunneling of electrons through the plasma induced traps is shown in Fig. 2.4.




Fig. 2.4 Schematic illustration of electron transport through the interface of metal with ICP -etched GaN: (a) forward bias condition and (b) reverse bias condition [8]

Another method for evaluation of etching damage is to investigate atomic concentration ratio of N/Ga at the etched surface. Physical sputtering of dry etching process removes N atoms preferentially compared to Ga atoms [20]. X-ray photoelectron spectroscopy (XPS) surface analysis can be performed to investigate the surface composition as shown in table 2.1.

	As grown <i>n</i> -GaN	Dry etched <i>n</i> -GaN (ICP: 500 W, rf chuck: 250 W, and 33% Cl ₂ in Cl ₂ /BCl ₃)	Etched <i>n</i> -GaN subjected to HF treatment and RTA in N ₂ ambient at 900 °C
Ga (%)	28.5±0.2	23.3±0.2	28.1±0.2
N (%)	17.2±0.2	11.1±0.2	16.3±0.2
C (%)	38.5±0.2	34.8±0.2	20.8±0.2
O (%)	15.6±0.2	30.6±0.2	24.6±0.2
Ga/N ratio	1.6±0.1	2.1±0.1	1.7±0.1

Table 2.1 Surface composition of GaN during different processing steps estimated from the XPS data [10]

Additionally, photoluminescence (PL) studies can be used for evaluation of etching damage because plasma induced damage from dry etching process introduce non-radiative centres. photoluminescence intensity is very sensitive to surface recombination [20]. Many research groups have used photoluminescence measurement to evaluate etching damage [20-23] as shown in Fig. 2.5.




Fig. 2.5 Photoluminescence spectra at 20 K of an unetched GaN sample and samples subject to various plasma exposures [20]

2.3. Low-Damage Dry Etching Methods

2.3.1. Inductively Coupled Plasma– Reactive Ion Etching Using BCl₃/Cl₂ gas mixture

Dry etching was done using a inductively coupled plasma -Reactive Ion Etching system. It is capable of accommodating 6-inch wafer and can control source and bias power of 13.56 MHz independently. The process chamber was evacuated using a turbo pump and has a helium backside cooling system. The ICP-RIE etcher used in the following experiments is shown in Fig. 2.6.

To estimate the etch rate in each etching condition, AlGaN/GaN on Si epi-wafers were used. The epi structure consists of a Si substrate, a carbon-doped GaN buffer layer, UID GaN channel layer and an AlGaN barrier layer with a GaN cap layer. The samples for estimation of etch rate were prepared as follow: SiN_x layer of 60 nm was deposited on the epi-wafers as a hard mask and patterned using optical lithography and reactive ion etching (RIE) etching using SF₆ gas as shown in Fig. 2.7. After dry etching, the SiN_x mask layer was removed using the dilute hydrofluoric acid (DHF). The etched depth of the samples was measured by atomic force microscopy (AFM).




- Source power: 13.56 MHz
- Bias power: 13.56 MHz
- Controllable DC bias
- Helium backside cooling system
- Automatic loadlock

Fig. 2.6 Configuration of the ICP-RIE system in ISRC



Fig. 2.7 Process flow for estimation of etch rate.

To optimize the etching condition of (Al)GaN, BCl_3/Cl_2 gas mixture was used. The temperature of chuck which samples is placed on was maintained at 5°C with a chiller system. ICP power and RF bias power are controlled independently at 13.56MHz. It is important to reduce the DC self-bias because it increases ion bombardment energy that can result in plasma induced damage [24-27]. The DC self-bias is strong function of RF bias power and the decreasing trend of DC self-bias was shown as the ICP power increases. It is mainly due to the enhanced ion density at higher ICP power [28]. Detailed results of etching according to the ICP power and RF bias power is well described in Fig. 2.8.






Fig. 2.8 Self bias and etch rate as functions of (a) RF bias power and (b) ICP power

The surface morphology of etching conditions as a function of RF bias power is shown in Fig. 2.9. It is seen that RMS roughness increases with the increasing the RF bias power. It is suggested that the low DC self-bias resulted in the low physical bombardment effect, leading to the smooth surface morphology of the etched surface [29]. The smallest RMS value of 0.28 nm is obtained at the RF bias power of 4 W and the ICP power of 350 W. The lower RF bias power and higher ICP power were not considered due to unstable etch rate and reflected power in those conditions.




Fig. 2.9 AFM images as functions of RF bias power (a) 4 W, (b) 6 W and (c) 10 W (ICP power: 350 W)

The digital etching technique can reduce etching damage of the etched surface and easily control the recess depth. Conventionally, plasma oxidation in digital etching has been performed using the reactive ion etch (RIE) or inductively coupled plasma etch (ICP). However, as shown in Fig. 2.11, we used microwave plasma asher for plasma oxidation because microwave-excited plasma is characterized high density and low plasma induced damage [31].



- Manufacturer: Plasma-finish
- Model: V15G
- Rated power output: 300 W
- Frequency: 2.45 GHz

Fig. 2.11 The image of microwave plasma asher which is used for plasma oxidation

Also, After plasma oxidation of AlGa_N samples, HCl:H₂O (1:3) at 80 °C was used for the removal of oxide because high temperature HCl was more effective in removing the oxide than room temperature HCl. As shown in Fig. 2.12, the lower O1s peak intensity was observed from the AlGa_N surface treated with HCl at 80 °C than that treated with HCl at room temperature.




Fig. 2.12 XPS spectra of O1s from the AlGa_N surfaces which are treated with HCl at room temperature and HCl at 80 °C, respectively for 5 minutes after plasma oxidation

To study the effect of the O₂ plasma time, O₂ plasma oxidation of various times were carried out at a fixed dipping time in HCl. As shown in Fig. 2.13, the etch rate per cycle increased with O₂ plasma time up to 3 minutes. Above 3 minutes, the etch rate per cycle remained constant.




Fig. 2.13 The etch rate per cycle for a fixed dipping time of 5 minutes in HCl at 80 °C, varying oxygen plasma time and plasma power

The etch rate per cycle for a fixed plasma oxidation time of 3 minutes and varying dipping time in HCl at 80 °C was evaluated. The etch per cycle increased by increasing the dipping time in HCl and remained constant at 4 minutes as shown in Fig. 2.14.




Fig. 2.14 The etch rate per cycle for a fixed oxygen plasma time of 3 minutes, varying dipping time in HCl at 80 °C and plasma power

The etch rate per cycle for a fixed plasma oxidation time of 3 minutes and varying dipping time in HCl at room temperature was also evaluated to study the temperature effect of HCl. The etch per cycle increased by increasing the dipping time in HCl and remained constant at 3 minutes as shown in Fig. 2.15. However, the etch rate per cycle was lower than that in HCl at 80 °C which shows high temperature HCl was more effective in removing the oxide than room temperature HCl.




Fig. 2.15 The etch rate per cycle for a fixed oxygen plasma time of 3 minutes and varying dipping time in HCl at room temperature

To evaluate etching damage of the digital etching using asher and HCl, gate recessed schottky devices are fabricated. We used a epi-wafer grown by metal-organic chemical vapor deposition consisting of a 10nm SiN_x in-situ capping layer, a 3.8nm GaN capping layer, a 22.1nm undoped AlGaN barrier layer, a 490nm GaN channel layer, a 4450nm GaN buffer and a Si (111) substrate. The device fabrication was begun by solvent cleaning. The ohmic contacts were formed with partially recessed using BCl₃/Cl₂ plasma, Ti/Al/Ni/Au metallization and rapid thermal annealing at 830 °C in N₂ ambient. The contact resistance was 0.7 Ω·mm, which was measured using the transmission line method (TLM) with contact spacings of 2, 4, 6, 8 and 12 um. After MESA isolation using BCl₃/Cl₂ based inductively coupled

plasma reactive ion etch (ICP-RIE), the surface cleaning was carried out using a buffered oxide etch solution (BOE, HF : NH₄F = 1 : 30) for 1 minute and N₂ plasma treatment for 2 minutes with a microwave plasma system, followed by deposition of SiN_x film as a passivation layer. The gate-recess regions were patterned and SiN_x opening was performed with SF₆ based reactive ion etching (RIE) at 20 W. After gate-recess and pad opening process, Ni/Au (40 nm/ 250 nm) gate metal was deposited with e-gun evaporation. Detailed fabrication process for the gate recessed schottky devices was described in Fig. 2.16.





Fig. 2.16 Fabrication process for the gate recessed schottky devices

The gate-recess was performed using two methods. The first method was only BCl_3/Cl_2 based dry etching, while the second method was a combination of BCl_3/Cl_2 based dry etching and digital etching using asher and HCl as shown in Fig. 2.17.


Device 1

Etching of 21 nm GaN/AlGaN using BCl_3/Cl_2 plasma dry etching
(ICP power: 350W, RF bias power: 4W)



Device 2

Etching of 16 nm GaN/AlGaN using BCl_3/Cl_2 plasma dry etching
(ICP power: 350W, RF bias power: 4W)



+

Additional etching of 5 nm AlGaN using the digital etching using asher and HCl
(Microwave plasma power: 30W)




Fig. 2.17 The gate-recess processes for the gate recessed schottky devices

The gate length, source to gate distance, gate to drain distance and gate width of the fabricated devices were 2, 2, 15 and 100 μm , respectively as shown in Fig. 2.18.





Fig. 2.18 The schematic cross section and dimensions of the fabricated devices

Fig. 2.19 shows I-V characteristics of the gate recessed Schottky devices for the only BCl_3/Cl_2 based dry etching and the combination of BCl_3/Cl_2 based dry etching and digital etching using asher and HCl. The reverse leakage current of the device with digital etching using asher and HCl was lower than that using only BCl_3/Cl_2 based dry etching, showing low etching damage of the device using the digital etching.

(a)



(b)




Fig. 2.19 I-V characteristics of the fabricated gate recessed Schottky devices.

(a) drain current and (b) gate current

We also investigated the photoluminescence characteristics of three GaN samples. one sample was etched by the BCl_3/Cl_2 based dry etching, another sample was etched by the digital etching using asher and HCl and the other sample was kept unetched as a control sample. The etching depth was ~ 5 nm for samples. For the photoluminescence experiments, we used a 266 nm laser source with a power of $2\text{W}/\text{cm}^2$. Fig. 2.20 shows the PL spectra of the three samples.




Fig. 2.20 PL characteristics for the samples.

The sample etched by the digital etching using asher and HCl showed the higher band edge peak compared to the sample etched by the BCl_3/Cl_2 based dry etching. This suggests that the digital etching produces less plasma-induced damage on the GaN surface than the BCl_3/Cl_2 based dry etching.

Fig. 2.21 shows atomic force microscopy (AFM) images of a $3\ \mu\text{m} \times$

3um area of GaN and AlGa_N surface (a) before etching (GaN) (b) after ~5 nm etching by the BCl₃/Cl₂ based dry etching (AlGa_N surface) and (c) ~5 nm etching by the digital etching using asher and HCl (AlGa_N surface). The used epi structure consists of a Si substrate, a carbon-doped GaN buffer layer, UID GaN channel layer and an AlGa_N barrier layer with a GaN cap layer. The root mean square (RMS) surface roughnesses of the surface unetched, the surface etched by the BCl₃/Cl₂ based dry etching and the surface etched by the digital etching were 0.19, 0.28 and 0.25 nm respectively. This result indicates the low plasma-induced damage characteristics of the digital etching.




Fig. 2.21 Atomic force microscopy (AFM) images of a $3\mu\text{m} \times 3\mu\text{m}$ area. (a) before etching, (b) after ~ 5 nm etching by the BCl_3/Cl_2 based dry etching using ICP etcher and (c) ~ 5 nm etching by the digital etching using asher and HCl

We also performed X-ray photoelectron spectroscopy (XPS) measurements on the etched samples as an evaluation method of etching damage. An epi-wafer consisting of a Si substrate, a carbon-doped GaN buffer layer, UID GaN channel layer and an AlGaN barrier layer with a GaN cap layer was used for XPS analysis. one sample was etched by the BCl₃/Cl₂ based dry etching and the other sample was etched by the digital etching. The etched depth of samples was ~5 nm. The XPS results of the etched AlGaN surfaces are shown in Table 2.2.

	BCl ₃ /Cl ₂ based dry etching	Digital etching using asher & HCl
Al (%)	9.6	8.6
Ga (%)	28.7	25.8
N (%)	29.9	28.2
O (%)	5.4	8
C (%)	26.4	29.4

Table 2.2 The XPS results of the etched AlGaN surfaces by the BCl₃/Cl₂ based dry etching and the digital etching using asher and HCl

Fig. 2.22 also show the N/(Al+Ga) ratios for the two samples. We found that the etched sample by the digital etching using asher and HCl had N/(Al+Ga) ratio of 0.82, while the etched sample by the BCl₃/Cl₂ based dry etching had less nitrogen on the AlGaN surface (N/(Al+Ga)=0.78). High N/(Al+Ga) ratio of the sample etched by the digital etching indicates that the digital etching technique has less physical sputtering component and lower etching damage characteristics compared to the BCl₃/Cl₂ based dry etching




Fig. 2.22 N/(Al+Ga) ratios of the etched samples by the BCl₃/Cl₂ based dry etching and the digital etching using asher and HCl

2.3.3. Atomic Layer Etching Using Inductively Coupled Plasma – Reactive Ion Etching System

The digital etching process using O₂ plasma asher for oxidation of AlGa_N and HCl : H₂O solution for removal of the formed oxide layer has been presented, but it is labor-consuming and take much process time due to the low etch rate (~0.5 nm/cycle) compared to other etching processes. The recent studies on atomic layer etching (ALE) have demonstrated that Atomic layer etching using O₂ and BCl₃ gases could reduce etching damage and improve the surface roughness [32-34]. Also, ALE can break through the limitations of continuous etching processes and enables more precise etching depth control. However, It is important to have a self-limiting characteristics in ALE resulting in the good linearity between the etching depth and the number of cycles. Also Efforts to reduce the dc self-bias in ALE are needed for low etching damage.

We studied a ALE using the ICP-RIE system and O₂ and BCl₃ gases for AlGa_N etching. The ALE is composed of four steps as shown in Fig. 2.23.




Fig. 2.23 Schematic illustration of one cycle of ALE. (a) O₂ plasma, (b) purge, (c) BCl₃ plasma and (d) purge.


The AlGaN was oxidized with O₂ plasma and a purge step was carried out to remove residual gases and radicals in the chamber. Then, the oxidized layer was removed with BCl₃ plasma and a purge step was carried out.

The ALE process was performed in the ICP-RIE system, operating at a 13.56MHz RF bias power and a separate 13.56MHz RF ICP power. The temperature of the chuck was room temperature and the chamber pressure of the O₂ plasma step and the O₂ flow rate were 50mtorr and 50sccm respectively. the chamber pressure of the BCl₃ plasma step and the BCl₃ flow rate were 10mtorr and 10sccm respectively.

To estimate the etch rate of the ALE, AlGaN/GaN on Si epi-wafers consisting of a Si substrate, a carbon-doped GaN buffer layer, UID GaN channel layer and an AlGaN barrier layer with a GaN cap layer were used. Also, a SiN_x was used as a mask layer. After the ALE, the SiN_x mask layer was removed using the dilute hydrofluoric acid (DHF). The etched depth of the samples was measured by atomic force microscopy (AFM).

To study the effect of the bias power on the DC self-bias, for varying bias power and a fixed ICP power of 400W, the DC self-biases were investigated. The results are shown in Fig. 2.24

(a)



(b)





Fig. 2.24 The DC self-biases for varying bias power and a fixed ICP power of 400W. (a) O_2 plasma step and (b) BCl_3 plasma step

The DC self-bias increased with an increase of the bias power. We chose the bias power of 3W in the O₂ plasma step and the bias power of 2W at the BCl₃ plasma step for the ALE process because each plasma step was unstable at lower bias powers. As shown in Fig. 2.25, the effect of the ICP power on the DC self-bias was also investigated for varying ICP power and a fixed bias power. The DC self-bias decreased with an increase of the ICP power at the both plasma steps. This decreasing trend of the DC self-bias is mainly due to the enhanced ion density at higher ICP power [28]. We chose the ICP power of 400W at both plasma steps for the ALE process.

(a)



(b)





Fig. 2.25 The DC self-biases for varying ICP power and the fixed bias power. (a) O_2 plasma step and (b) BCl_3 plasma step

The effect of the pressure at the both plasma steps was studied at the fixed ICP power of 400W and the fixed bias power of 3W (O₂ plasma step) or 2W (BCl₃ plasma step) as shown in Fig. 2.26. The DC self-bias decreased with an increase of the pressure at the O₂ plasma step. However, the DC self-bias increased with an increase of the pressure at the BCl₃ plasma step. For the low DC self-bias, the pressure of 50mtorr and 10mtorr were chosen for the O₂ plasma step and the BCl₃ plasma step, respectively.

(a)



(b)




Fig. 2.26 The DC self-biases for varying pressure and the fixed bias and ICP power. (a) O_2 plasma step and (b) BCl_3 plasma step

As mentioned above, It is important to have a self-limiting characteristics in ALE, resulting in the good linearity between the etching depth and the number of cycles. For varying bias power and the fixed ICP power of 400W with BCl_3 plasma, etch rates are investigated as shown in Fig. 2.27. The AlGaIn layer is not etched at the bias power of 2W and the etch rates increased with the increase of the bias power. It indicates that our ALE technique is a self-limiting etch process at the bias power of 2W with BCl_3 plasma.




Fig. 2.27 Etch rates for varying bias power and the fixed ICP power of 400W with BCl_3 plasma

Fig. 2.28 shows that the etch rate per cycle for varying O₂ plasma time per cycle and each different BCl₃ plasma time per cycle. The etch rate increased with O₂ plasma time per cycle up to 60 sec. Above 60 sec of O₂ plasma time per cycle, the etch rate per cycle remained fairly constant at the both BCl₃ plasma times. The etch rate per cycle at the BCl₃ plasma time of 60sec was higher than that at BCl₃ plasma time of 30sec. Fig. 2.29 shows that the etch rate per cycle for varying BCl₃ plasma time per cycle and each different O₂ plasma time per cycle. The etch rate increased with BCl₃ plasma time per cycle up to 45 sec at the O₂ plasma time per cycle. Above 45sec of BCl₃ plasma time per cycle, the etch rate per cycle became saturated. The etch rate per cycle at the O₂ plasma time of 60sec was higher than that at the O₂ plasma time of 30sec.




Fig. 2.28 Etch rates for varying O₂ plasma time and each different BCl₃ plasma time per cycle




Fig. 2.29 Etch rates for varying BCl₃ plasma time and each different O₂ plasma time per cycle

The linearity of the ALE was investigated as shown in Fig. 2.30. the result showed a good linearity between the etched depth versus the number of cycles, indicating that the ALE technique had good controllability in terms of the etch depth.





Fig. 2.30 The ALE linearity between the etch depth and the number of cycles

To evaluate etching damage of the ALE, gate recessed schottky devices are fabricated. We used an epi-wafer grown by metal-organic chemical vapor deposition consisting of a 9.9nm SiN_x in-situ capping layer, a 3.7nm GaN capping layer, a 22nm undoped AlGaN barrier layer, a 490nm GaN channel layer, a 4450nm GaN buffer and a Si (111) substrate. Because the epi-wafer had a different epi-structure with that used in the previous section 2.3.2, we fabricated gate recessed schottky devices using the digital etching with asher and HCl again as the reference devices. The fabrication process for the gate recessed Schottky devices was same to the process in the section 2.3.2. The gate-recess was performed using two methods. The first method was a combination of BCl₃/Cl₂ based dry etching and digital etching using asher and HCl, while the second method was a combination of BCl₃/Cl₂ based dry etching and ALE. Details of the gate-recess processes for the gate recessed Schottky devices are shown in Fig. 2.31.


Device 1

Etching of 17 nm GaN/AlGaN using BCl_3/Cl_2 plasma dry etching




+

Additional etching of 5 nm AlGaN using digital etching using asher & HCl



Device 2

Etching of 17 nm GaN/AlGaN using BCl_3/Cl_2 plasma dry etching



+

Additional etching of 5 nm AlGaN using ALE




Fig. 2.31 The gate-recess processes for the gate recessed Schottky devices

The gate length, source to gate distance, gate to drain distance and gate width of the fabricated devices were 1.5, 2, 10 and 100 μm , respectively as shown in Fig. 2.32.




Fig. 2.32 The schematic cross section and dimensions of the fabricated devices

I-V characteristics of the fabricated gate recessed Schottky devices is shown in Fig. 2.33. The reverse leakage current of the device using ALE was lower by one order than that using the digital etching with asher and HCl. It can be explained by reduction of electrons tunneling via plasma induced traps because the traps provide a conducting path with lower energy barrier. It also suggests that lower etching damage can be achieved by the ALE than the digital etching with asher and HCl.




Fig. 2.33 I-V characteristics of the fabricated gate recessed Schottky devices.

(a) drain current and (b) gate current

Photoluminescence characteristics of GaN samples were investigated. A sample was etched by the ALE and the etching depth was ~ 5 nm. A GaN sample which was etched by the digital etching using asher and HCl and an unetched control GaN sample were also plotted for comparison. For the photoluminescence experiments, we used a 266 nm laser source with a power of $2\text{W}/\text{cm}^2$. Fig. 2.34 shows the PL spectra of the three samples.




Fig. 2.34 PL characteristics for the samples.

The sample etched by the ALE showed the higher band edge peak compared to the sample etched by the digital etching using asher and HCl. This result indicates that the ALE produces less plasma-induced damage on the GaN surface than the digital etching using asher and HCl. Also, PL intensity of the GaN sample etched by the ALE was almost comparable to that of the unetched control sample.

The surface morphology of the AlGaN samples and the control sample

were investigated by atomic force microscopy (AFM). Fig. 2.35 shows images of a 3 μ m x 3 μ m area of AlGaN and GaN surfaces (a) before etching (GaN) (b) after ~5 nm etching by the digital etching using asher and HCl (AlGaN surface) and (c) ~5 nm etching by the ALE (AlGaN surface). The root mean square (RMS) surface roughnesses of the surface unetched, the surface etched by the digital etching and the surface etched by the ALE were 0.19, 0.25 and 0.2 nm respectively. The surface roughness of the sample etched by the ALE was almost comparable to that of the control sample indicating the low plasma-induced damage characteristics of the ALE.




Fig. 2.35 Atomic force microscopy (AFM) images of a 3 μm x 3 μm area. (a) before etching, (b) after ~5 nm etching by the digital etching using asher and HCl and (c) ~5 nm etching by the ALE

Table. 2.3 shows the results of X-ray photoelectron spectroscopy (XPS) measurements on the etched samples for evaluation of etching damage. one sample was etched by the digital etching using asher and HCl and the other sample was etched by the ALE. The etched depth of samples was ~5 nm.

	Digital etching using asher & HCl	Atomic layer etching using ICP etcher
Al (%)	8.6	9
Ga (%)	25.8	27.2
N (%)	28.2	32.7
O (%)	8	5.8
C (%)	29.4	25.2

Table 2.3 The XPS results of the etched AlGa_{0.5}N surfaces by the digital etching using asher and HCl and the atomic layer etching using ICP etcher

From the XPS results, the N/(Al+Ga) ratios for the two samples are evaluated as shown in Fig 2.36. The sample etched by the ALE showed higher N/(Al+Ga) ratio of 0.9 than the sample etched by the digital etching which showed N/(Al+Ga) ratio of 0.82. It indicates that the generation of N vacancies can be reduced by using the ALE [35-36].




Fig. 2.36 N/(Al+Ga) ratios of the etched samples by the digital etching using asher and HCl and the ALE using ICP etcher

The etching damage of ALE was also evaluated using schottky diodes on the etched n-GaN by ALE. For comparison, diodes on the as-grown n-GaN and the etched n-GaN by digital etching using asher and HCl were also fabricated. We used a n-GaN on Si wafer consisting of a 300 nm n-GaN with $2.5\text{E}+17\text{cm}^{-3}$ Si doping concentration, a 700 nm n-type GaN layer, a 700 nm n-GaN with $2\sim 3\text{E}+18\text{cm}^{-3}$ Si doping concentration, a 3900 nm GaN buffer layer and Si substrate. The device fabrication was begun by solvent cleaning using acetone, methanol and isopropanol. Then, 200 nm SiN_x passivation layer was deposited as an etching mask layer. Ohmic contacts were formed with Ti/Al metallization and RTA annealing at 550 °C in N_2 ambient. Then SiN_x opening was performed with SF_6 based reactive ion

etching (RIE) at 20 W and etching processes of 5 nm were carried out using the ALE and digital etching, respectively. After SiN_x opening process, Ni/Au (40/200 nm) metal electrode was deposited with e-gun evaporation. The circular metal electrodes had diameters of 50 μm and was separated by a 15 μm gap from a concentric contact. The device cross-section is shown in Fig. 2. 37.





Fig. 2.37 Cross-section of the fabricated diodes on n-GaN

Fig. 2.38 and Table 2.4 show I-V characteristics of the fabricated diodes on n-GaN and ideality factors and barrier heights determined from I-V measurements, respectively.






Fig. 2.38 I-V curves of the fabricated diodes on n-GaN. (a) forward I-V characteristics (linear scale), (b) forward I-V characteristics (log scale) and (c) reverse I-V characteristics (log scale)

Sample	Room temperature ideality factor n	Barrier height ϕ_{B0}
No etching	1.38	0.75
Atomic layer etching using ICP-RIE	1.17	0.81
Digital etching using asher and HCl	1.83	0.72

Table 2.4 Ideality factors and barrier heights determined from I-V characteristics of the fabricated diodes on n-GaN

Schottky diodes on n-GaN etched by the ALE showed the lowest reverse leakage current less than 10^{-8} A at -2 V and ideality factor of 1.17 and the highest zero-bias barrier height of 0.81 eV among the fabricated Schottky diodes on n-GaN. It indicates that the ALE has very low etching damage and improve the I-V characteristics of Schottky diodes on n-GaN.

2.4. Conclusion

In this chapter, various etching methods for normally-off operation have been studied. Also, etching damage was evaluated by various methods such as atomic force microscopy (AFM), photoluminescence (PL) measurements, X-ray photoelectron spectroscopy (XPS) measurements and electrical properties of the recessed schottky devices. It was suggested that the low DC self-bias resulted in the low physical bombardment effect, leading to the smooth surface morphology of the etched surface in the BCl_3/Cl_2 based dry etching. As another etching method, the digital etching using plasma oxidation with a microwave asher and removal of oxide with $\text{HCl}:\text{H}_2\text{O}$ (1:3) was investigated. The digital etching method showed lower etching damage than the BCl_3/Cl_2 based dry etching. However, it is labor-consuming and take much process time due to the low etch rate (~ 0.5 nm/cycle) compared to other etching processes. ALE can break through the limitations of the digital etching and continuous etching processes and enables more precise etching depth control. Also, the smoothest etched surface, the highest PL intensity and $\text{N}/(\text{Al}+\text{Ga})$ ratio of the etched AlGaN surface and the lowest leakage current of the gate recessed schottky devices were obtained by using the ALE. It is suggested that the ALE is a promising etching technique for normally-off gate recessed AlGaN/GaN MIS-FETs.

2.5. References

- [1] J. Y. Chen, C. J. Pan, and G. C. Chi, “Electrical and optical changes in the near surface of reactively ion etched n-GaN,” *Solid. State. Electron.*, vol. 43, no. 3, pp. 649–652, 1999.
- [2] I. Adesida, A. Mahajan, E. Andideh, M. A. Khan, D. T. Olsen, and J. N. Kuznia, “Reactive ion etching of gallium nitride in silicon tetrachloride plasma,” *Appl. Phys. Lett.*, vol. 63, no. 20, pp. 2777–2779, 1993.
- [3] S. E. Harrison, L. F. Voss, A. M. Torres, C. D. Frye, Q. Shao, and R. J. Nikolić, “Ultradeep electron cyclotron resonance plasma etching of GaN,” *J. Vac. Sci. Technol. A Vacuum, Surfaces, Film.*, vol. 35, no. 6, p. 61303, 2017.
- [4] G. Franz, R. Meyer, and M. C. Amann, “Correlation of III/V semiconductor etch results with physical parameters of high-density reactive plasmas excited by electron cyclotron resonance,” *Plasma Sci. Technol.*, vol. 19, no. 12, 2017.
- [5] A. P. Shah, A. Azizur Rahman, and A. Bhattacharya, “Temperature-dependence of Cl₂/Ar ICP-RIE of polar, semipolar, and nonpolar GaN and AlN following BCl₃/Ar breakthrough plasma,” *J. Vac. Sci. Technol. A*, vol. 38, no. 1, p. 13001, 2020.
- [6] C. Lee, W. Lu, E. Piner, and I. Adesida, “DC and microwave performance of recessed-gate GaN MESFETs using ICP-RIE,” *Solid. State. Electron.*, vol. 46, no. 5, pp. 743–746, 2002.
- [7] F. A. Khan, L. Zhou, V. Kumar, and I. Adesida, “Plasma-induced damage study for n-GaN using inductively coupled plasma reactive ion etching,” *J. Vac. Sci. Technol. B Microelectron. Nanom. Struct.*, vol. 19, no. 6, pp. 2926–2929, 2001.
- [8] K. J. Choi, H. W. Jang, and J. L. Lee, “Observation of inductively coupled-plasma-induced damage on n-type GaN using deep-level transient spectroscopy,” *Appl. Phys. Lett.*, vol. 82, no. 8, pp. 1233–1235, 2003.
- [9] J. M. Lee, K. M. Chang, S. W. Kim, C. Huh, I. H. Lee, and S. J. Park,

- “Dry etch damage in n-type GaN and its recovery by treatment with an N₂ plasma,” *J. Appl. Phys.*, vol. 87, no. 11, pp. 7667–7670, 2000.
- [10] S. Tripathy, A. Ramam, S. J. Chua, J. S. Pan, and A. Huan, “Characterization of inductively coupled plasma etched surface of GaN using Cl₂/BCl₃ chemistry,” *J. Vac. Sci. Technol. A Vacuum, Surfaces, Film.*, vol. 19, no. 5, pp. 2522–2532, 2001.
- [11] F. A. Khan, V. Kumar, and I. Adesida, “Inductively coupled plasma-induced damage in AlGa_N/Ga_N HEMTs,” *Electrochem. Solid-State Lett.*, vol. 5, no. 2, pp. 8–10, 2002.
- [12] Crystec Technology Trading GmbH Semiconductor and LCD Equipment Distributor, “Plasma Technology”, <https://www.crystec.com/triplae.htm>.
- [13] Y. Minoura, N. Okamoto, T. Ohki, S. Ozaki, K. Makiyama, and K. Watanabe, “Electrical properties of GaN etched by low bias power process,” *CS MANTECH 2015 - 2015 Int. Conf. Compd. Semicond. Manuf. Technol.*, pp. 129–132, 2015.
- [14] A. G. Hemts, D. Buttari, S. Heikman, S. Keller, and U. K. Mishra, “Digital etching for highly reproducible low damage gate recessing on AlGa_N/Ga_N HEMTs,” 2002.
- [15] H. U. S. Digital, “High Uniformity Normally- OFF p-GaN Gate,” vol. 65, no. 11, pp. 4820–4825, 2018.
- [16] J. Zhong, Y. Yao, Y. Zheng, F. Yang, Y. Q. Ni, Z. Y. He, Z. Shen, G. L. Zhou, D. Q. Zhou, Z. S. Wu, B. J. Zhang, and Y. Liu, “Influence of dry-etching damage on the electrical properties of an AlGa_N/Ga_N Schottky barrier diode with recessed anode,” *Chinese Phys. B*, vol. 24, no. 9, 2015.
- [17] K. Tang, W. Huang, and T. P. Chow, “GaN MOS capacitors and FETs on plasma-etched GaN surfaces,” *J. Electron. Mater.*, vol. 38, no. 4, pp. 523–528, 2009.
- [18] H. K. Cho, F. A. Khan, I. Adesida, Z. Q. Fang, and D. C. Look, “Deep level characteristics in n-GaN with inductively coupled plasma damage,” *J. Phys. D. Appl. Phys.*, vol. 41, no. 15, 2008.
- [19] S. J. Pearton, R. J. Shul, and F. Ren, “A review of dry etching of GaN and related materials,” *MRS Internet J. Nitride Semicond. Res.*, vol. 5,

- no. January 2000, 2000.
- [20] B. Rong, R. J. Reeves, S. A. Brown, M. M. Alkaisi, E. Van Der Drift, R. Cheung, and W. G. Sloof, "A study of reactive ion etching damage effects in GaN," *Microelectron. Eng.*, vol. 57–58, pp. 585–591, 2001.
 - [21] L. Q. Zhang, C. H. Zhang, J. Gou, L. H. Han, Y. T. Yang, Y. M. Sun, and Y. F. Jin, "PL and XPS study of radiation damage created by various slow highly charged heavy ions on GaN epitaxial layers," *Nucl. Instruments Methods Phys. Res. Sect. B Beam Interact. with Mater. Atoms*, vol. 269, no. 23, pp. 2835–2839, 2011.
 - [22] Z. Mouffak, A. Bensaoula, and L. Trombetta, "A photoluminescence study of plasma reactive ion etching-induced damage in GaN," *J. Semicond.*, vol. 35, no. 11, 2014.
 - [23] J. M. Lee, K. S. Lee, and S. J. Park, "Removal of dry etch damage in p-type GaN by wet etching of sacrificial oxide layer," *J. Vac. Sci. Technol. B Microelectron. Nanom. Struct.*, vol. 22, no. 2, pp. 479–482, 2004.
 - [24] X. A. Cao, A. P. Zhang, G. T. Dang, F. Ren, S. J. Pearton, R. J. Shul, and L. Zhang, "Schottky diode measurements of dry etch damage in n - and p -type GaN ," *J. Vac. Sci. Technol. A Vacuum, Surfaces, Film.*, vol. 18, no. 4, pp. 1144–1148, 2000.
 - [25] H. F. Hong, C. K. Chao, J. I. Chyi, and Y. C. Tzeng, "Reactive ion etching of GaN/InGaN using BCl₃ plasma," *Mater. Chem. Phys.*, vol. 77, no. 2, pp. 411–415, 2003.
 - [26] X. A. Cao, A. P. Zhang, G. T. Dang, F. Ren, S. J. Pearton, J. M. Van Hove, R. A. Hickman, R. J. Shul, and L. Zhang, "Plasma damage in p-GaN," *J. Electron. Mater.*, vol. 29, no. 3, pp. 256–261, 2000.
 - [27] K. H. Baik and S. J. Pearton, "Dry etching characteristics of GaN for blue/green light-emitting diode fabrication," *Appl. Surf. Sci.*, vol. 255, no. 11, pp. 5948–5951, 2009.
 - [28] D. S. Rawal, H. Arora, B. K. Sehgal, and R. Muralidharan, "Comparative study of GaN mesa etch characteristics in Cl₂ based inductively coupled plasma with Ar and BCl₃ as additive gases ," *J. Vac. Sci. Technol. A Vacuum, Surfaces, Film.*, vol. 32, no. 3, p. 31301, 2014.

- [29] G. F. Yang, P. Chen, Z. L. Wu, Z. G. Yu, H. Zhao, B. Liu, X. M. Hua, Z. L. Xie, X. Q. Xiu, P. Han, Y. Shi, R. Zhang, and Y. D. Zheng, “Characteristics of GaN thin films by inductively coupled plasma etching with Cl₂/BCl₃ and Cl₂/Ar,” *J. Mater. Sci. Mater. Electron.*, vol. 23, no. 6, pp. 1224–1228, 2012.
- [30] R. Yamanaka, T. Kanazawa, E. Yagyu, and Y. Miyamoto, “Normally-off AlGaIn/GaN high-electron-mobility transistor using digital etching technique,” *Jpn. J. Appl. Phys.*, vol. 54, no. 6, pp. 28–31, 2015.
- [31] T. Watanabe, A. Teramoto, Y. Nakao, and S. Sugawa, “High-Breakdown-Electric-Field SiN Films on GaN Formed by Plasma Pretreatment Using,” vol. 60, no. 6, pp. 1916–1922, 2013.
- [32] S. D. Burnham, K. Boutros, P. Hashimoto, C. Butler, D. W. S. Wong, M. Hu, and M. Micovic, “Gate-recessed normally-off GaN-on-Si HEMT using a new O₂-BCl₃ digital etching technique,” *Phys. Status Solidi Curr. Top. Solid State Phys.*, vol. 7, no. 7–8, pp. 2010–2012, 2010.
- [33] Q. Hu, S. Li, T. Li, X. Wang, X. Li, and Y. Wu, “Channel engineering of normally-OFF AlGaIn/GaN MOS-HEMTs by atomic layer etching and high-κDielectric,” *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1377–1380, 2018.
- [34] Y. Lin, Y. C. Lin, F. Lumbantoruan, C. F. Dec, B. Y. Majilis, and E. Y. Chang, “A novel digital etch technique for p-GaN gate HEMT,” *IEEE Int. Conf. Semicond. Electron. Proceedings, ICSE*, vol. 2018–August, pp. 121–123, 2018.
- [35] Y. J. Lin, Q. Ker, C. Y. Ho, H. C. Chang, and F. T. Chien, “Nitrogen-vacancy-related defects and Fermi level pinning in n-GaN Schottky diodes,” *J. Appl. Phys.*, vol. 94, no. 3, pp. 1819–1822, 2003.
- [36] H. Hasegawa, T. Inagaki, S. Ootomo, and T. Hashizume, “Mechanisms of current collapse and gate leakage currents in AlGaIn/GaN heterostructure field effect transistors,” *J. Vac. Sci. Technol. B Microelectron. Nanom. Struct.*, vol. 21, no. 4, pp. 1844–1855, 2003.

Chapter 3. SiON/HfON Gate Dielectric Layer by ALD for AlGaN/GaN MIS-FETs

3.1. Introduction

Enhanced-mode (E-mode) GaN-based FETs have attracted great interests for high-power applications including electric vehicles, because GaN provides excellent characteristics for power devices such as large energy bandgap, high mobility, and high breakdown field. Though recessed-gate AlGaN/GaN metal-insulator-semiconductor field-effect transistors (MIS-FETs) are considered as most promising for E-mode operation, the MIS interface issues are still challenging to limit the device performances and the reliabilities.

Recently, high-k dielectrics such as hafnium, zirconium, and lanthanum based oxides have been applied for MIS insulators of GaN MIS-FETs [1, 2, 3]. They provided a decreased off-state leakage current, a high on-state current, a high on/off current ratio, and a low subthreshold swing, which would improve the efficiency in power conversion systems. However, when a high-k dielectric with a relatively-small band gap such as HfO₂ with a band gap of 5.7 eV [4] is employed as a gate insulator, significant gate leakage currents could occur due to small conduction band discontinuity [5, 6]. Another common problem with high-k gate dielectric concerns the poor

characteristics of the interface between the high-k dielectric and the III-N semiconductor, which degrades the device performances [7].

HfO₂ has been widely used as a high-k gate dielectric for Si CMOS and III-V MOS devices, but its applications for GaN power devices have been mostly limited to depletion-mode (D-mode) devices [1, 8]. High trap density of HfO₂ could induce much larger hystereses in I-V and C-V characteristics and more prominent reliability problems in E-mode devices. To improve HfO₂ bulk properties, incorporation of nitrogen, leading to HfON, has been extensively utilized to passivate oxygen vacancies [9].

The recent studies demonstrated that SiN_x deposited by advanced deposition techniques such as plasma-enhanced atomic layer deposition (PE-ALD) could provide high-quality interface characteristics for AlGaIn/GaN MIS-FETs [10, 11]. However, the band gap of SiN_x is smaller than that of SiO₂ or Al₂O₃, which could lead to a high degree of gate leakage currents. On the other hand, the most popular insulator SiO₂ provided low gate leakage currents and high breakdown voltages for AlGaIn/GaN MIS-FETs [12], even though it showed large electron trapping effects at the dielectric/III-N interface. SiON is a promising candidate for use in gate insulator because it has the advantages of both SiO₂ and SiN_x [13]. However, few studies have investigated E-mode AlGaIn/GaN FETs employing a nitrogen-incorporated oxide such as SiON or HfON as a gate insulator or a gate interfacial layer. Except our recent study on SiON for AlGaIn/GaN FETs. Recently, we fabricated normally-off recessed-gate AlGaIn/GaN MIS-FETs with dual gate insulator employing PEALD-SiN_x interfacial layer and RF-sputtered HfO₂ [14]. In this study, we demonstrated high performance E-mode AlGaIn/GaN MIS-FETs with atomic layer deposited 5 nm SiON/16 nm HfON. Plasma nitridation was employed in every atomic

layer deposition cycle to deposit SiON and HfON dielectrics. SiON was used as an interfacial layer to ensure a high-quality AlGaN/dielectric interface and a high-k HfON was employed to realize a large transconductance and a high on-state current. The fabricated devices exhibited low gate and off-state drain leakage current ($\sim 10^{-10}$ and $\sim 10^{-11}$ A/mm, respectively), a high on/off current ratio (1.2×10^{11}) and a maximum drain current of 602 mA/mm. A high effective channel mobility of 887 $\text{cm}^2/\text{V}\cdot\text{s}$ and excellent dynamic characteristics during the switching operation were also achieved. AlGaN/GaN MIS-FETs employing 22 nm ALD HfON gate insulator were also fabricated with the otherwise identical process and compared.

3.2. ALD Processes for SiON and HfON

High-quality gate dielectric layer is strongly demanded in AlGaN/GaN MIS-FETs for low leakage current and interface trappings between (Al)GaN and gate dielectric layer [15-16]. There are many deposition processes that can decide dielectrics and interface quality. Inductively coupled plasma-chemical vapor deposition (ICP-CVD) CVD, plasma enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), physical vapor deposition (PVD) and atomic layer deposition (ALD) are typical deposition processes of gate insulator or passivation layer [17-21] as shown in Fig. 3.1.

ALD gate dielectric has been considered as a good candidate for gate insulator because fine film thickness control, superior conformability and excellent electrical characteristics of applied devices can be achieved by ALD [22-23]. Details of the advantages for ALD and comparison of ALD and other deposition processes were shown in Table 3.1.




Fig. 3.1 Various deposition processes for gate dielectrics

Properties	PVD	CVD	ALD
Uniformity	~80 Å range	~10 Å range	Å range
Conformity	< 50 %	< 70 %	100%
Cleanliness	Particles	Particles	No Particles
Vacuum	High	High/Med	Medium
Temperature range	Low	Low	Wide
Technology	~100 nm	~90–65 nm	No limit

Table 3.1 Comparison of PVD, CVD and ALD

Our ALD dielectrics were deposited with a direct plasma enhanced atomic layer deposition system (PEALD) as shown in Fig. 3.2. It has a showerhead injector and can accommodate 6-inch wafers. The showerhead is capacitively coupled with a RF of 13.56 MHz and the chuck on which wafers are loaded is grounded. The distance between shower head and chuck is 35 mm. The chamber has a load-lock and is evacuated using a dry pump.



- Capacitively coupled plasma
- RF power, 13.56MHz
- Oxidant: O₃, IPA, O₂
- Precursor: TMA, TEMAHf, BTBAS
- Showerhead type
- One process chamber + one load–lock chamber

Fig. 3.2 Configuration of the PEALD system in ISRC

To deposit ALD SiON, Bis (tertiarybutylamino) silane (BTBAS) and ozone (O_3) were used as the Si precursor and the oxidant, respectively. N_2 plasma process was carried out after ozone step, followed by N_2 gas stabilization step. N_2 purge was performed after precursor injection, the oxidant process and N_2 plasma process. The temperature of BTBAS and chuck were maintained at 75 °C and 300 °C, respectively.

HfON was deposited using Tetrakis(ethylmethyldamido)hafnium (TEMAHf), ozone and N_2 plasma. The ALD process of HfON was similar to the ALD process of SiON. Likewise, a cyclic nitrogen plasma step was added after ozone step and N_2 purge was performed after precursor injection, the oxidant process and N_2 plasma process. The temperature of TEMAHf and chuck were maintained at 75 °C and around 280 °C, respectively. The schematic of the ALD process for SiON and HfON was shown in Fig. 3.3.





Fig. 3.3 Schematic of one deposition cycle of ALD SiON and HfON

3.3. Electrical Characteristics of ALD SiON, HfON and SiON/HfON Dual Layer on n-GaN

To investigate the electrical properties of SiON, HfON and SiON/HfON dual layer, we fabricated MIS capacitors with a n-GaN epi wafer. The epitaxial layers consisted of a 300 nm n-GaN with $2.5E+17\text{cm}^{-3}$ Si doping concentration, a 700 nm n-type GaN layer, a 700 nm n-GaN with $2\sim 3E+18\text{cm}^{-3}$ Si doping concentration and a 3900 nm GaN buffer layer were grown on Si substrate.

For excellent MIS characteristics, pretreatments are performed before dielectric deposition. First, to remove organic materials, including remaining photoresist, all samples were cleaned with SPM ($\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2 = 4:1$) for 10 minutes at 80 °C, followed by deionized water (DI) rinse [24-25]. Then, samples were dipped in dilute HF ($\text{HF}:\text{DI H}_2\text{O} = 1:10$) for 5 minutes to remove native oxides on the surface [36-27]. After that, 11.8 nm SiON, 20.8 nm HfON and 5 nm SiON/15 nm HfON dual layer were deposited on each sample. Post deposition annealing (PDA) was carried out at 500 °C in N_2 ambient for 10 minutes. After ohmic patterning and ohmic recess, ohmic contacts were formed with Ti/Al (40/200 nm) metallization. Annealing for ohmic contact formation was carried out at 500 °C in N_2 ambient for 1 minute. By using the Ti/Al ohmic contacts, low contact resistance can be obtained at low annealing temperature [28-30]. Finally, Ni/Au (40/130 nm) metal electrode was deposited with e-gun evaporation. The circular metal electrodes had diameters of 100 μm or 50 μm and was separated by a 10 μm gap from a concentric contact. Details for fabrication of the circular MIS capacitors are shown in Fig. 3.4.




Process flow

- Pretreatment (SPM, DHF)
- ALD dielectric deposition (SiON, HfON, SiON/HfON dual layer)
- Post deposition annealing (500 °C for 10 minutes in N₂ ambient)
- Ohmic formation (Ti/Al)
- Gate metallization (Ni/Au)

Fig. 3.4 Process flow of circular MIS capacitors

C-V curves for 11.8 nm SiON, 20.8 nm HfON and 5 nm SiON/15 nm HfON dual layer are shown in Fig. 3.5.







Fig. 3.5 C-V curves of (a) 11.8 nm SiON, (b) 20.8 nm HfON and (c) 5 nm SiON/15 nm HfON on n-GaN at 1MHz

The SiON on n-GaN capacitor showed the lowest amount of hysteresis (~75 mV), whereas the HfON on n-GaN capacitor demonstrated the largest amount of hysteresis (~550 mV). The SiON/HfON on n-GaN capacitor showed lower amount of hysteresis (~150 mV) than that of the HfON on n-GaN capacitor, indicating that SiON efficiently prevent the electron trapping at the SiON/GaN interface [31]. In addition, a higher dielectric constant was obtained by using the SiON/HfON layer compared to the SiON layer.

To evaluate charge trapping at the dielectric/GaN and in the dielectric layer, we also measured C-V curves with multi frequency range from 1 MHz to 1 KHz as shown in Fig. 3.6 [32]. The magnitude of AC signal was 25 mV. The C-V curves of the SiON/HfON on n-GaN sample showed the

smallest V_{FB} dispersion (10 mV) that is comparable to V_{FB} dispersion of the SiON on n-GaN sample (45 mV). The C-V curves of the HfON on n-GaN sample showed the largest V_{FB} dispersion (125 mV). It is assumed that the SiON/HfON sample has smaller density of interface defect states and trap sites in the dielectric than those of the HfON sample.








Fig. 3.6 C-V curves with multi frequency range from 1 MHz to 1 KHz of (a) SiON, (b) HfON and (c) SiON/HfON on n-GaN

Fig. 3.7 shows current density-electric field (J-E) characteristics of the fabricated dielectric on n-GaN capacitors. An outstanding improvement of leakage current and breakdown field was observed in the SiON/HfON sample. The breakdown field of the SiON/HfON layer was 6.8 MV/cm which was higher than that of the HfON (3.1MV/cm) and comparable to that of the SiON (8.1MV/cm). It was attributed to the high breakdown field characteristics of SiON [33]. High breakdown field and dielectric constant, low leakage current and high-quality dielectric/GaN interface can be achieved by employing the SiON/HfON dual layer.







Fig. 3.7 J-E curves of the fabricated dielectric on n-GaN capacitors

3.4. Device Characteristics of Normally-off AlGaN/GaN MIS-FETs with SiON/HfON dual layer

The SiON/HfON dual layer as a gate insulator has been studied using the MIS capacitors in the previous chapter. The high-quality SiON/HfON dual layer showed low excellent leakage current, high dielectric constant and excellent dielectric/GaN interface characteristics compare to the SiON and HfON. However, study of MIS capacitors provides limited information of the actual AlGaN/GaN MIS-FETs.

We fabricated E-mode AlGaN/GaN MIS-FETs with atomic layer deposited 5 nm SiON/16 nm HfON. E-mode AlGaN/GaN MIS-FETs with atomic layer deposited 22 nm HfON gate insulator were also fabricated for comparison. Fig. 3.8 shows the cross-sectional schematics of the fabricated AlGaN/GaN MIS-FETs. The epitaxial layer structure consists of 10 nm SiN in situ capping layer, 3.8 nm GaN interlayer, 22.1 nm undoped AlGaN barrier layer, GaN channel, and buffer on Si (111) substrate.




Fig. 3.8 Cross-sectional views of gate recessed AlGaN/GaN MIS-FETs with 5 nm SiON/16 nm HfON and with 22 nm HfON

The device fabrication was begun by solvent cleaning using acetone, methanol and isopropanol. Then, SiN_x passivation layer was deposited using inductively coupled plasma chemical deposition (ICP-CVD) [34]. Ohmic contacts were formed with Ti/Al/Ni/Au metallization and RTA annealing at 830 °C in N₂ ambient. The contact resistance measured using the transmission line method (TLM) with contact spacings of 2, 4, 6, 8 and 12 μm was 0.7 Ω·mm. Mesa isolation was performed by etching 400 nm depth with Cl₂/BCl₃-based inductively coupled plasma reactive ion etching (ICP-RIE). 200 nm SiN_x film was re-deposited on the entire surface. After the gate-recess patterning and SiN_x opening with SF₆ based reactive ion etching (RIE) at a low RF power of 20 W, the gate recess was carried out using Cl₂/BCl₃-based inductively coupled plasma reactive ion etching (ICP-RIE). High temperature gate recessing at 100 °C with optimized etching conditions for reduced self-bias was performed to minimize the surface etching damage. ~2 nm AlGa_{0.2}N barrier layer was left, which was confirmed by observing the etched depth of the co-processed dummy sample using atomic force microscope (AFM).

The wafer was cleaned with a sulfuric acid peroxide mixture and diluted HF acid after the gate recess etching to avoid the contamination and to remove the native oxide [35]. Before the deposition of the ALD gate insulator, the quality ALD SiON was deposited at 300 °C with N₂ plasma in every atomic layer deposition cycle for nitrogen incorporation. Bis (tertiarybutylamino) silane (BTBAS) and ozone (O₃) were employed as Si precursor and oxidant, respectively. The amount of nitrogen incorporated in ALD SiON was found to be about 7 % from X-ray photoelectron spectroscopy. The details of ALD SiON deposition and the performances of AlGa_{0.2}N/GaN MIS-FETs with ALD SiON gate insulator are reported

elsewhere [36]. Then 16 nm high-k ALD HfON was deposited at 260 °C with tetrakis(ethylmethylamino)hafnium (TEMAH) and ozone as Hf precursor and oxidant, respectively, and with cyclic N₂ plasma for nitrogen incorporation. Post deposition annealing (PDA) was carried out at 500 °C in N₂ ambient for 10 minutes. Ni/Au (40 nm/250 nm) gate metal was deposited with e-gun evaporation. Finally, post metallization annealing (PMA) was carried out at 400 °C in forming gas ambient, H₂ (5%) + N₂ (95%) for 10 minutes. AlGaIn/GaN E-mode MIS-FET with ALD HfON of 22 nm was also fabricated with the otherwise identical process as the reference device. The schematic of the process flow of the gate recessed MIS-FETs are depicted in Fig. 3.9.




Fig. 3.9 Schematic of the process flow of the gate recessed MIS-FETs

Fig. 3.10 shows the transfer characteristics of the fabricated AlGa_N/Ga_N MIS-FETs. Threshold voltage of 1.1 V determined by linearly extrapolation of the drain current-gate voltage curve was obtained for the MIS-FETs with atomic layer deposited 5 nm SiON/16 nm HfON. The maximum drain current and transconductance were 602 mA/mm and 145 mS/mm, respectively. The off-state drain leakage current was very low (less than 10^{-11} A/mm), which resulted in an excellent on-off current ratio (1.2×10^{11}). A very small gate leakage current of 5×10^{-11} A/mm was also obtained at V_{GS} of 6 V as shown in Fig. 3.11. It was attributed to the large conduction band offset of ALD SiON, for which we estimated a large value of 3.37 eV on a recessed Ga_N surface [36].





Fig. 3.10 Transfer characteristics of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON




Fig. 3.11 Gate leakage current characteristics of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON

The threshold voltage hysteresis during the gate voltage swing was negligibly small, about 50 mV hysteresis observed with the gate voltage swing up to 6 V. Whereas, the MIS-FETs with 22 nm HfON showed the threshold voltage of 0.8 V, the maximum drain current of 543 mA/mm, and the maximum transconductance of 143 mS/mm. The gate leakage current was higher than one order compared to that of the MIS-FET with 5 nm SiON/16 nm HfON at V_{GS} of 6 V. It was attributed to the small conduction band offset of ALD HfON for which we estimated a small value of 1.4 eV on a recessed AlGaIn surface from Fowler-Nordheim plot. In addition, a large threshold voltage hysteresis of 450 mV was observed in the MIS-FET with 22 nm HfON, indicating that the HfON could not effectively suppress

electron trapping.

The interface trap density (D_{it}) extracted by the conductance method and conductance as a function of applied voltage at room temperature are shown in Fig. 3.12. D_{it} values were extracted from 0 to 0.5 V for MIS-FET with 22 nm HfON and from -0.1 to 0.4 V for MIS-FET with 5 nm SiON/16 nm HfON. The D_{it} values of SiON/HfON MIS-FET were less than those of HfON MIS-FET within the overall trap level range of 0.3 ~ 0.44 eV. The D_{it} was also evaluated from subthreshold swing values obtained from I-V characteristics [37]. The measured subthreshold swing value for the MIS-FET with 22 nm HfON was 79 mV/dec and the extracted D_{it} values were $1.1 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$. Whereas, the measured subthreshold swing value for the MIS-FET with 5 nm SiON/16 nm HfON was 77 mV/dec, and the extracted D_{it} values were $7.9 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ at room temperature.




Fig. 3.12 Interface trap density extracted using the conductance method. The measured conductances were shown in the insets

The effective mobility was extracted from the measured conductance for the normally-off GaN channel of a FAT-FET with a gate length of 100 μm . As shown in Fig. 3.13, the maximum effective mobility value was 887 $\text{cm}^2/\text{V}\cdot\text{s}$ for the MIS-FET with 5 nm SiON/16 nm HfON, which was as high as other E-mode GaN FETs with partially recessed MIS-gate structure [38]. The high value of field-effect mobility for the MIS-FET with 5 nm SiON/16 nm HfON was attributed to the low damage gate recess process with high temperature ICP–RIE and the high-quality SiON interfacial layer.




Fig. 3.13 Effective mobility in the normally-off GaN channel of a FAT-FET with a gate length of 100 μm with 22 nm HfON and with 5 nm SiON/16 nm HfON

In order to investigate the dynamic switching characteristics associated with electron trapping, pulsed I-V and dynamic Ron measurements were

made. As shown in Fig. 3.14, we measured on-wafer pulsed I-V at two initial bias conditions of $(V_{GSQ}, V_{DSQ}) = (0 \text{ V}, 0 \text{ V})$ and $(V_{GSQ}, V_{DSQ}) = (0 \text{ V}, 60 \text{ V})$. The pulse width was $1 \mu\text{s}$ with a duty cycle of 0.1 %. No special process was made for the back-side thermal contact. For the MIS-FET with 5 nm SiON/16 nm HfON, the maximum drain current at V_{GS} of 6 V and the bias condition of $(V_{GSQ}, V_{DSQ}) = (0 \text{ V}, 60 \text{ V})$ was 684 mA/mm, which was only 7.2 % lower than that of $(V_{GSQ}, V_{DSQ}) = (0 \text{ V}, 0 \text{ V})$. However, much larger current collapse occurred in the MIS-FET with 22 nm HfON. There is a significant current difference between DC and pulsed (0, 0) curves in HfON MIS-FET. It is considered that this is due to the self-heating [39] and trapping effect at the HfON/AlGaIn.





Fig. 3.14 Pulsed I-V characteristics of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON.

Fig. 3.15 shows the measurement results for the dynamic on-resistance (R_{on}). The measurement frequency was 10 KHz with a duty cycle of 50 %. The off-state drain bias was applied up to 200 V for the MIS-FET with 5 nm SiON/16 nm HfON. For the MIS-FET with 22 nm HfON, maximum drain bias was limited to 100 V due to enhanced charge trapping in HfON. The dynamic R_{on} was only 1.43 times higher than the static R_{on} at the off-state drain bias of 200 V for the MIS-FET with 5 nm SiON/16 nm HfON. The low current collapse and small variation between the dynamic R_{on} and the static R_{on} in the MIS-FET with 5 nm SiON/16 nm HfON indicate that the fabricated device had high-quality interface characteristics with a SiON interfacial layer, which led to very small electron trapping [13].




Fig. 3.15 Dynamic on-resistance characteristics of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON

The off-state I-V characteristics of the fabricated devices are shown in Fig. 3.16. For the MIS-FET with 5 nm SiON/16 nm HfON, the measured breakdown voltage was 800 V with $V_{GS} = 0$ V and the drain leakage current of 1.6 $\mu\text{A}/\text{mm}$.

Fig. 3.17 shows the specific on-resistance (specific on-resistance extracted from the I-V characteristics by using the active area between the source and drain contacts) versus the breakdown voltage for the fabricated devices, including other results reported for E-mode GaN MIS-FETs [38], [40]-[46]. Compared to the previous results, E-mode AlGaIn/GaN MIS-FET with 5 nm SiON/16 nm HfON fabricated in this study exhibited the excellent performances.




Fig. 3.16 Off-state I-V characteristics at $V_{GS} = 0$ V for gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON




Fig. 3.17 Benchmark of breakdown voltage and specific R_{on} for gate recessed AlGaIn/GaN MIS-FETs

In recent years, threshold voltage instability has been considered as one of the most important reliability issues in AlGaIn/GaN MIS-FETs. This phenomenon is known to be caused by interface traps at the dielectric/III-N interface, border traps and bulk traps in the dielectric [47]. The threshold voltage was measured at 1, 10, 100, 1000 s under the gate bias stress of 3.5 V at room temperature and at 150 °C. As shown in Fig. 3.18, for the MIS-FET with 5nm SiON/16 nm HfON, the threshold voltage drift of 74 mV was measured after the stress time of 1000 s at room temperature. At 150° C, the threshold voltage drift of 252 mV was measured after the stress time of 1000 s. It should be stressed that the observed threshold voltage drifts for the MIS-FET with 5 nm SiON/16 nm HfON belong to one of the best data

for positive threshold voltage instability (PBTI) in AlGaIn/GaN MIS-FETs [10, 47, 48], which is attributed to the high quality AlGaIn/dielectric interface and the large conduction band discontinuity provided by ALD SiON interfacial layer. Whereas, for the MIS-FET with 22 nm HfON, much larger threshold voltage drift was measured at room temperature and 150 °C.





Fig. 3.18 Threshold voltage instability of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON under positive gate bias of 3.5 V and various stress time

The threshold voltage was also measured under the higher gate bias stress of 4.5 and 5 V at room temperature. As shown in Fig. 3.19, for the MIS-FET with 5nm SiON/16 nm HfON, the threshold voltage drift of ~550 mV was measured after the stress time of 1000 s at room temperature. However, for the MIS-FET with 22 nm HfON, larger threshold voltage drift of ~840 mV was measured at room temperature. Even at the higher gate bias, SiON could reduce the electron trapping in defects located at the dielectric/AlGaIn interface and the bulk high-k dielectric. However, more efforts to reduce electron trapping were needed for stable operation of the devices.






Fig. 3.19 Threshold voltage instability of gate recessed AlGaIn/GaN MIS-FETs with 22 nm HfON and with 5 nm SiON/16 nm HfON under positive gate biases of 4.5 and 5 V and various stress time

3.5. Conclusion

In this chapter, SiON/HfON as a gate dielectric was studied. High breakdown field and dielectric constant, low leakage current and high-quality dielectric/GaN interface can be achieved by employing the SiON/HfON dual layer on n-GaN when compared to SiON and HfON on n-GaN. Also, we fabricated high-performance E-mode AlGaIn/GaN MIS-HEMTs with atomic layer deposited 5 nm SiON/16 nm HfON and with atomic layer deposited 22 nm HfON gate insulator and compared their characteristics. Plasma nitridation was employed in every atomic layer deposition cycle to deposit SiON and HfON dielectrics. SiON was used as an interfacial layer to ensure a high-quality AlGaIn/dielectric interface, and high-k HfON was employed to realize a large transconductance, a high on-state current, and a high on/off current ratio. The fabricated device with SiON/HfON showed a high on/off current ratio of $\sim 1.2 \times 10^{11}$, a low off-state drain leakage current less than 10^{-11} A/mm, and a maximum drain current of 602 mA/mm. The device also exhibited excellent pulsed I-V and dynamic on-resistance characteristics. In addition, small threshold voltage drift under positive gate bias stress was achieved due to the SiON interfacial layer. However, considerable threshold voltage drift was observed under the higher positive gate bias stress even at the devices using SiON/HfON dual layer. More efforts to reduce electron trapping under high positive gate bias stress are needed for stable operation of devices.

3.6. References

- [1] J. Shi, L. F. Eastman, X. Xin, and M. Pophristic, “High performance AlGa_N/Ga_N power switch with HfO₂ insulation,” *Appl. Phys. Lett.*, vol. 95, no. 4, pp. 7–10, 2009.
- [2] J. Chen, T. Kawanago, H. Wakabayashi, K. Tsutsui, H. Iwai, D. Nohata, H. Nohira, and K. Kakushima, “La₂O₃ gate dielectrics for AlGa_N/Ga_N HEMT,” *Microelectron. Reliab.*, vol. 60, pp. 16–19, 2016.
- [3] T. J. Anderson, V. D. Wheeler, D. I. Shahin, M. J. Tadjer, A. D. Koehler, K. D. Hobart, A. Christou, F. J. Kub, and C. R. Eddy, “Enhancement mode AlGa_N/Ga_N MOS high-electron-mobility transistors with ZrO₂ gate dielectric deposited by atomic layer deposition,” *Appl. Phys. Express*, vol. 9, no. 7, pp. 8–11, 2016.
- [4] E. Bersch, S. Rangan, R. A. Bartynski, E. Garfunkel, and E. Vescovo, “Band offsets of ultrathin high- κ oxide films with Si,” *Phys. Rev. B - Condens. Matter Mater. Phys.*, vol. 78, no. 8, pp. 1–10, 2008.
- [5] J. Robertson and B. Falabretti, “Band offsets of high K gate oxides on III-V semiconductors,” *J. Appl. Phys.*, vol. 100, no. 1, 2006.
- [6] J. Yang, B. S. Eller, and R. J. Nemanich, “Surface band bending and band alignment of plasma enhanced atomic layer deposited dielectrics on Ga- and N-face gallium nitride,” *J. Appl. Phys.*, vol. 116, no. 12, 2014.
- [7] A. Colón and J. Shi, “High- κ insulating materials for AlGa_N/Ga_N metal insulator semiconductor heterojunction field effect transistors,” *Solid. State. Electron.*, vol. 99, pp. 25–30, 2014.
- [8] C. Liu, E. F. Chor, and L. S. Tan, “Investigations of HfO₂ AlGa_NGa_N metal-oxide-semiconductor high electron mobility transistors,” *Appl. Phys. Lett.*, vol. 88, no. 17, pp. 1–4, 2006.
- [9] K. Xiong, J. Robertson, and S. J. Clark, “Passivation of oxygen vacancy states in HfO₂ by nitrogen,” *J. Appl. Phys.*, vol. 99, no. 4, 2006.
- [10] W. Choi, H. Ryu, N. Jeon, M. Lee, H. Y. Cha, and K. S. Seo,

- “Improvement of V_{th} instability in normally-off GaN MIS-HEMTs employing PEALD-SiN_x as an interfacial layer,” *IEEE Electron Device Lett.*, vol. 35, no. 1, pp. 30–32, 2014.
- [11] T. L. Wu, D. Marcon, B. De Jaeger, M. Van Hove, B. Bakeroot, D. Lin, S. Stoffels, X. Kang, R. Roelofs, G. Groeseneken, and S. Decoutere, “The impact of the gate dielectric quality in developing Au-free D-mode and E-mode recessed gate AlGa_N/Ga_N transistors on a 200mm Si substrate,” *Proc. Int. Symp. Power Semicond. Devices ICs*, vol. 2015–June, pp. 225–228, 2015.
- [12] B. R. Park, J. G. Lee, W. Choi, H. Kim, K. S. Seo, and H. Y. Cha, “High-quality ICPCVD SiO₂ for normally off AlGa_N/Ga_N-on-Si recessed MOSHFETs,” *IEEE Electron Device Lett.*, vol. 34, no. 3, pp. 354–356, 2013.
- [13] K. Balachander, S. Arulkumaran, T. Egawa, Y. Sano, and K. Baskar, “A comparison on the electrical characteristics of SiO₂, SiON and SiN as the gate insulators for the fabrication of AlGa_N/Ga_N metal-oxide/insulator-semiconductor high-electron mobility-transistors,” *Japanese J. Appl. Physics, Part 1 Regul. Pap. Short Notes Rev. Pap.*, vol. 44, no. 7 A, pp. 4911–4913, 2005.
- [14] W. Choi, O. Seok, H. Ryu, H.-Y. Cha, and K.-S. Seo, “High-Voltage and Low-Leakage-Current Gate Recessed Normally-Off GaN MIS-HEMTs,” *IEEE Electron Device Lett.*, vol. 35, no. 2, pp. 175–177, 2014.
- [15] G. Meneghesso, M. Meneghini, D. Bisi, I. Rossetto, T. L. Wu, M. Van Hove, D. Marcon, S. Stoffels, S. Decoutere, and E. Zanoni, “Trapping and reliability issues in GaN-based MIS HEMTs with partially recessed gate,” *Microelectron. Reliab.*, vol. 58, pp. 151–157, 2016.
- [16] L. N. G. Insulator, Z. Zhang, W. Li, K. Fu, G. Yu, X. Zhang, Y. Zhao, S. Sun, and L. Song, “AlGa_N / Ga_N MIS-HEMTs of Very-Low V_{th} Hysteresis and Current Collapse With In-Situ Pre-Deposition Plasma Nitridation and,” vol. 38, no. 2, pp. 236–239, 2017.
- [17] G. Mis-hemts, G. Dutta, S. Member, N. Dasgupta, and A. Dasgupta, “Low-Temperature ICP-CVD SiN_x as Gate Dielectric,” vol. 63, no.

- 12, pp. 1–9, 2016.
- [18] K. Geng, D. Chen, Q. Zhou, and H. Wang, “AlGa_N/Ga_N MIS-HEMT with PECVD SiN_x, SiON, SiO₂ as gate dielectric and passivation layer,” *Electron.*, vol. 7, no. 12, 2018.
- [19] T. Hashizume, S. Ootomo, and H. Hasegawa, “Suppression of current collapse in insulated gate AlGa_N/Ga_N heterostructure field-effect transistors using ultrathin Al₂O₃ dielectric,” *Appl. Phys. Lett.*, vol. 83, no. 14, pp. 2952–2954, 2003.
- [20] G. Dutta, S. Turuvekere, N. Karumuri, N. Dasgupta, and A. Dasgupta, “Positive shift in threshold voltage for reactive-ion- sputtered Al₂O₃/AlIn_N/Ga_N MIS-HEMT,” *IEEE Electron Device Lett.*, vol. 35, no. 11, pp. 1085–1087, 2014.
- [21] R. Meunier, A. Torres, E. Morvan, M. Charles, P. Gaud, and F. Morancho, “AlGa_N/Ga_N MIS-HEMT gate structure improvement using Al₂O₃ deposited by plasma-enhanced ALD,” *Microelectron. Eng.*, vol. 109, pp. 378–380, 2013.
- [22] S. Gierałowska, D. Sztenkiel, E. Guziewicz, M. Godlewski, G. Łuka, B. S. Witkowski, L. Wachnicki, E. Łusakowska, T. Dietl, and M. Sawicki, “Properties and characterization of ALD grown dielectric oxides for MIS structures,” *Acta Phys. Pol. A*, vol. 119, no. 5, pp. 692–695, 2011.
- [23] E. Riyanto, E. Rijanto, and B. Prawara, “A Review of Atomic Layer Deposition for Nanoscale Devices,” *J. Mechatronics, Electr. Power, Veh. Technol.*, vol. 3, no. 2, p. 65, 2012.
- [24] S. De Gendt, D. M. Knotter, K. Kenis, M. Depas, M. Meuris, P. W. Mertens, and M. M. Heyns, “Impact of organic contamination on thin gate oxide quality,” *Japanese J. Appl. Physics, Part 1 Regul. Pap. Short Notes Rev. Pap.*, vol. 37, no. 9 A, pp. 4649–4655, 1998.
- [25] J. Ahn, P. D. Kim, S. C. Hwang, J. Seo, S. Lee, Y. Ogawa, J. Ida, Y. Sasaki, T. Nagai, and T. Otsu, “Electrolyzed Sulfuric Acid Application in Semiconductor Cleaning Processes: An Advanced Substitution of SPM Cleaning,” *ECS Trans.*, vol. 77, no. 5, pp. 207–212, 2017.
- [26] Y. Tsuji, T. Watanabe, K. Nakamura, I. Makabe, K. Nakata, T.

- Katsuyama, A. Teramoto, Y. Shirai, S. Sugawa, and T. Ohmi, "XPS analysis of the terminated-bonding states at GaN surface after chemical and plasma treatments," *Phys. Status Solidi Curr. Top. Solid State Phys.*, vol. 10, no. 11, pp. 1557–1560, 2013.
- [27] Y. Tsuji, T. Katsuyama, A. Teramoto, Y. Shirai, S. Sugawa, and T. Ohmi, "Wet cleaning process for GaN Surface at room temperature," no. January, pp. 10–12, 2015.
- [28] B. P. Luther, S. E. Mohny, T. N. Jackson, M. Asif Khan, Q. Chen, and J. W. Yang, "Investigation of the mechanism for Ohmic contact formation in Al and Ti/Al contacts to n-type GaN," *Appl. Phys. Lett.*, vol. 70, no. 1, pp. 57–59, 1997.
- [29] L. S. Tan, S. Prakash, K. M. Ng, A. Ramam, S. J. Chua, A. T. S. Wee, and S. L. Lim, "Formation of Ti/Al ohmic contacts on Si-doped GaN epilayers by low temperature annealing," *Semicond. Sci. Technol.*, vol. 15, no. 6, pp. 585–588, 2000.
- [30] A. Constant, J. Baele, P. Coppens, W. Qin, H. Ziad, E. De Backer, P. Moens, and M. Tack, "Impact of Ti/Al atomic ratio on the formation mechanism of non-recessed Au-free Ohmic contacts on AlGaIn/GaN heterostructures," *J. Appl. Phys.*, vol. 120, no. 10, 2016.
- [31] H. Kim, S. Han, W. Jang, C. Cho, and K. Seo, "Normally-Off GaN-on-Si MISFET Using," *Ieee Electron Device Lett.*, vol. 38, no. 8, pp. 1090–1093, 2017.
- [32] L. Semra, A. Telia, and A. Soltani, "Trap characterization in AlGaIn / GaN HEMT by analyzing frequency dispersion in capacitance and conductance †," no. March, pp. 799–802, 2010.
- [33] K. F. Albertin and I. Pereyra, "Correlation of PECVD SiOxNy dielectric layer structural properties and Si/SiOxNy/Al capacitors interface electrical properties," *J. Non. Cryst. Solids*, vol. 352, no. 9–20 SPEC. ISS., pp. 1438–1443, 2006.
- [34] M. J. Kang, M. S. Lee, G. H. Choi, I. H. Hwang, H. Y. Cha, and K. S. Seo, "High-performance normally off AlGaIn/GaN-on-Si HEMTs with partially recessed SiNx MIS structure," *Phys. Status Solidi Appl. Mater. Sci.*, vol. 214, no. 8, 2017.
- [35] F. González-Posada, J. A. Bardwell, S. Moisa, S. Haffouz, H. Tang, A.

- F. Braña, and E. Muñoz, “Surface cleaning and preparation in AlGa_N/Ga_N-based HEMT processing as assessed by X-ray photoelectron spectroscopy,” *Appl. Surf. Sci.*, vol. 253, no. 14, pp. 6185–6190, 2007.
- [36] S. H. Roh, S. K. Eom, G. H. Choi, M. J. Kang, D. H. Kim, I. H. Hwang, K. S. Seo, J. G. Lee, Y. C. Byun, and H. Y. Cha, “Normally-off AlGa_N/Ga_N-on-Si metal-insulator-semiconductor heterojunction field-effect transistor with nitrogen-incorporated silicon oxide gate insulator,” *J. Korean Phys. Soc.*, vol. 71, no. 4, pp. 185–190, 2017.
- [37] H. With, C. Density, R. Wang, P. Saunier, S. Member, X. Xing, S. Member, C. Lian, X. Gao, S. Guo, G. Snider, S. Member, P. Fay, S. Member, D. Jena, and H. Xing, “Gate-Recessed Enhancement-Mode InAlN / AlN / Ga_N,” vol. 31, no. 12, pp. 1383–1385, 2010.
- [38] B. Lu, M. Sun, and T. Palacios, “An etch-stop barrier structure for Ga_N high-electron-mobility transistors,” *IEEE Electron Device Lett.*, vol. 34, no. 3, pp. 369–371, 2013.
- [39] S. Nuttinck, E. Gebara, J. Laskar, and H. M. Harris, “Study of self-heating effects, temperature-dependent modeling, and pulsed load-pull measurements on Ga_N HEMTs,” *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 12, pp. 2413–2420, 2001.
- [40] W. Chen, K. Y. Wong, W. Huang, and K. J. Chen, “High-performance AlGaNGaN lateral field-effect rectifiers compatible with high electron mobility transistors,” *Appl. Phys. Lett.*, vol. 92, no. 25, 2008.
- [41] B. Lu, S. Member, O. I. Saadat, S. Member, and T. Palacios, “High-Performance Integrated Dual-Gate AlGa_N / Ga_N Enhancement-Mode Transistor,” vol. 31, no. 9, pp. 990–992, 2010.
- [42] N. Ikeda, R. Tamura, T. Kokawa, H. Kambayashi, Y. Sato, T. Nomura, and S. Kato, “Over 1.7 kV normally-off Ga_N hybrid MOS-HFETs with a lower on-resistance on a Si substrate,” *Proc. Int. Symp. Power Semicond. Devices ICs*, pp. 284–287, 2011.
- [43] B. Lu, E. Matioli, and T. Palacios, “Tri-gate normally-off Ga_N power MISFET,” *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 360–362, 2012.
- [44] J. Wei, S. Liu, B. Li, X. Tang, Y. Lu, C. Liu, M. Hua, Z. Zhang, G.

- Tang, and K. J. Chen, "Enhancement-mode GaN double-channel MOS-HEMT with low on-resistance and robust gate recess," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, vol. 2016–February, p. 9.4.1-9.4.4, 2015.
- [45] S. Lin, M. Wang, F. Sang, M. Tao, C. P. Wen, B. Xie, M. Yu, J. Wang, Y. Hao, W. Wu, J. Xu, K. Cheng, and B. Shen, "A GaN HEMT structure allowing self-terminated, plasma-free etching for high-uniformity, high-mobility enhancement-mode devices," *IEEE Electron Device Lett.*, vol. 37, no. 4, pp. 377–380, 2016.
- [46] J. G. Lee, H. S. Kim, K. S. Seo, C. H. Cho, and H. Y. Cha, "High quality PECVD SiO₂ process for recessed MOS-gate of AlGa_{0.3}N/GaN-on-Si metal-oxide-semiconductor heterostructure field-effect transistors," *Solid. State. Electron.*, vol. 122, pp. 32–36, 2016.
- [47] A. Phys, "Bulk and interface trapping in the gate dielectric of GaN based metal-oxide-semiconductor high-electron-mobility transistors," vol. 243509, pp. 1–5, 2013.
- [48] T. L. Wu, J. Franco, D. Marcon, B. De Jaeger, B. Bakeroot, X. Kang, S. Stoffels, M. Van Hove, G. Groeseneken, and S. Decoutere, "Positive bias temperature instability evaluation in fully recessed gate GaN MIS-FETs," *IEEE Int. Reliab. Phys. Symp. Proc.*, vol. 2016–September, no. 5, p. 4A21-4A26, 2016.

Chapter 4. High Quality AlN/AlON/AlHfON Gate Dielectric Layer by ALD for AlGaN/GaN MIS-FETs

4.1. Introduction

For the AlGaN/GaN normally-off MIS-FETs which are for power switching application, high positive gate voltage can easily induce the electrons in the 2DEG channel to enter the high-density deep states at the oxide/III-nitride interface, resulting in the threshold voltage (V_{th}) instability [1]. It has been reported that the poor-quality native oxide (GaO_x) is detrimental to the dielectric/III-V interface quality that accounted for the V_{TH} instability issue in the III-V based devices [2]. Recently, GaAs and InGaAs channels MOSFETs have exhibited good performance when native oxides (GaO_x and AsO_x), which caused Fermi-level pinning, were removed from the channel during oxide deposition [3-4]. Our group reported ALD HfO_2 using isopropyl-alcohol (IPA) as a oxidant during the ALD process of oxide because IPA can efficiently reduce surface oxidation, while O_3 is known to affect the III-V surface during initial deposition cycles neglecting prior surface treatments that easily cause the formation of inferior native

oxides [5-6]. As another method to avoid surface oxidation, employing nitride-based dielectrics such as AlN and SiN_x are more favored because oxidant is not used for nitride-based dielectrics by ALD. Especially, AlN has smaller lattice mismatch between (Al)GaN and AlN compared to that between (Al)GaN and SiN_x [7-8]. Some groups have reported PEALD AlN on (Al)GaN with in situ low-damage plasma pre-treatment that enables to remove the surface native oxide and suppress surface oxidation, resulting in reduction of surface defects and current collapse and reliable device performance [9-11].

Also, high-k dielectrics such as HfO₂, La₂O₃, ZrO₂ and Ta₂O₅ as gate dielectrics have been applied for GaN MIS-FETs [12-15]. They have many advantages for low leakage current, high on-state current and ON/OFF current ratio due to the good channel controllability of high-k dielectrics. From these characteristics, high efficiency and low power loss can be realized in the power switching applications.

4.2. Development of ALD AlN and AlHfON

4.2.1. Process Optimization for ALD AlN

For ALD AlN deposition, a new cluster ALD system was used. The ALD system has two chambers (oxide chamber and nitride chamber), load-lock and transfer chamber which are evacuated using turbo pumps. It has showerhead injectors and can accommodate 6-inch wafers. The showerhead is capacitively coupled with a RF of 27.12 MHz and the chuck on which wafers are loaded is grounded. The distance between shower head and chuck is 35 mm. The ALD system used for the following experiments of various dielectrics including AlN was shown in Fig. 4.1.





- ✓ Direct RF plasma of 27.12 MHz
- ✓ Two chamber (oxide and nitride chamber)
+ transfer chamber + loadlock
- ✓ Oxidant: IPA, H₂O, O₂, O₃
- ✓ Shower head type

Fig. 4.1 Configuration of cluster ALD system in ISRC

AlN using the new cluster ALD system was deposited on n-type Si (111) and optimized with TMA source as the Al precursor and NH₃ gas as the N precursor. Purge process was carried out using N₂ gas after the TMA precursor injection and NH₃ plasma step. The top lid and wall temperature of the chamber were kept at 150 °C to reduce impurities such as carbon and oxygen in the dielectric layer [16]. Gas lines and TMA precursor was kept at 90 and 5 °C, respectively. The deposition temperature of AlN was at 330 °C and the pressures of NH₃ plasma and purge step were 120 and 500 mtorr, respectively.

The growth rate per cycle (GPC) was saturated with increasing TMA feeding and NH₃ plasma times at the deposition temperature. The GPC was saturated at the TMA feeding time of 0.1 sec and NH₃ plasma time of 10 sec and the saturated value was 1.1 Å/cycle. the Purge times after the TMA precursor injection and NH₃ plasma step were both chosen to be 10 sec and NH₃ plasma power was 100 W. Details of the ALD process of AlN was described in Fig. 4.2.







Fig. 4.2 ALD window of ALD AlN. (a) TMA feeding time, (b) N₂ purge time after TMA feeding, (c) NH₃ plasma time and (d) N₂ purge time after NH₃ plasma

Fig. 4.3 shows a linear dependence of the AlN film thickness with the number of ALD cycles. No interface layer appears to be existed between the Si and AlN. It is attributed to the surface oxidation suppression effect of AlN.





Fig. 4.3 AlN film thickness vs number of ALD cycles

To evaluate and optimize electrical characteristics of ALD AlN, we deposited AlN on Si wafers and fabricated MIS capacitors. The process flow of the MIS capacitors is shown in Fig. 4.4. Before AlN deposition, Si wafers are cleaned with SPM and DHF(10:1) for 10 and 5 minutes, respectively and then immediately moved to ALD chamber. After that, AlN was deposited on the Si wafers and post deposition annealing was carried out at 500 °C for 10 minutes in nitrogen ambient using a RTA equipment. then, a lift-off patterning process was performed for gate metallization and a Ni/Al (20/130 nm) stack was deposited on the patterned sample and a Ti/Al


(20/130 nm) stack was deposited on the backside of the sample. The diameter of the fabricated MIS capacitors were 50 μm for forward leakage current-voltage measurements and 100 μm for capacitance-voltage measurements.



- Si wafer cleaning using SPM and DHF (10:1)
- ALD dielectrics deposition
- Post deposition annealing
- Lift-off patterning process
- Gate metal deposition (Ni/Al=20/130 nm)
- Ohmic metal deposition (Ti/Al =20/130 nm)

Fig. 4.4 Process flow of Si MIS-capacitors

To confirm the TMA feeding time effect on the electrical characteristics of AlN, the TMA feeding time was varied from 0.1sec to 0.15 sec. The NH₃ plasma time, NH₃ plasma power, pressure at the NH₃ plasma step and deposition temperature were 10 sec, 100W, 200 mtorr and 330 °C, respectively. As shown in Fig. 4.5, the C-V hysteresis was almost the same regardless of the change of the TMA feeding time. However, forward leakage current of AlN was degraded as the TMA feeding time increased.






Fig. 4.5 Electrical characteristics of AlN as a function of TMA feeding time. (a) C-V hysteresis vs TMA feeding time and (b) breakdown field and leakage current at 2 MV/cm of AlN vs TMA feeding time

the NH_3 plasma time was also varied from 10 sec to 20 sec. The TMA feeding time, NH_3 plasma power, pressure at the NH_3 plasma step and deposition temperature were 0.1 sec, 100 W, 200 mtorr and 330 °C, respectively. Likewise, the C-V hysteresis was almost same regardless of the change of the NH_3 plasma time. However, forward leakage current of AlN was degraded as the NH_3 plasma time increased as shown in Fig 4.6. It is thought that excessive plasma exposure during ALD process could result in plasma induced damage on the surface [17].





Fig. 4.6 Electrical characteristics of AlN as a function of NH₃ plasma time. (a) C-V hysteresis vs NH₃ plasma time and (b) breakdown field and leakage current at 2 MV/cm of AlN vs NH₃ plasma time

The pressure at the NH_3 plasma step in the ALD process of AlN had considerable effect on the electrical characteristics of ALD AlN. The forward leakage current and C-V hysteresis of AlN were both improved as the pressure at the NH_3 plasma step increased as shown in Fig. 4.7. Higher pressure effect at the NH_3 plasma step was not investigated due to NH_3 gas flow limit. Additionally, deposition temperature effect on the electrical characteristics of ALD AlN was evaluated. Considerable increases of forward leakage current were observed at the higher temperatures than $330\text{ }^\circ\text{C}$. Also, large C-V hysteresis characteristics were confirmed at over $330\text{ }^\circ\text{C}$. It is considered that TMA thermally decomposes in the range from 350 to $550\text{ }^\circ\text{C}$, increasing carbon concentration which can degrade the electrical characteristics of AlN [18-19].






Fig. 4.7 Electrical characteristics of AlN as a function of deposition temperature. (a) C-V hysteresis vs deposition temperature and (b) breakdown field and leakage current at 2 MV/cm of AlN vs deposition temperature

Fig. 4.8 shows the C-V and J-V characteristics of the optimized AlN on Si capacitor. The TMA feeding time of 0.1 sec, NH₃ plasma power of 100 W, NH₃ plasma time of 10 sec, pressure of 200 mtorr at the NH₃ plasma step and deposition temperature of 330 °C were chosen for deposition of ALD AlN on Si.






Fig. 4.8 Electrical characteristics of the optimized AlN on Si. (a) C-V characteristics and (b) J-V characteristics

The MIS capacitors using n-GaN were fabricated to investigate the electrical properties of AlN on n-GaN. The epitaxial layers consisted of a 300 nm n-GaN with $2.5E+17\text{cm}^{-3}$ Si doping concentration, a 700 nm n-type GaN layer, a 700 nm n-GaN with $2\sim 3E+18\text{cm}^{-3}$ Si doping concentration and a 3900 nm GaN buffer layer were grown on Si substrate. The AlN layer which was optimized on Si was deposited on n-GaN. To confirm the NH_3 plasma power effect on the electrical characteristics of AlN, AlN on n-GaN capacitors with different plasma powers, ranging from 30 to 100 W were also fabricated. Before AlN deposition, treatments are carried out. The treatments are divided in to ex-situ and in-situ treatments. Ex-situ treatments include SPM and diluted HF (10:1) to remove organic contaminants and native oxides on the surface. In-situ treatments includes TMA pulsing (10 times of 0.2 sec) and NH_3 thermal treatment for 5minutes which were carried out for removal of oxides and surface nitridation, respectively. After AlN deposition, post deposition annealing (PDA) was carried out at $500\text{ }^\circ\text{C}$ for 10 minutes in N_2 ambient. Fig. 4.9 and Fig. 4.10 show the double sweep C-V characteristics of the AlN on n-GaN capacitors with various NH_3 plasma powers at 1MHz and C-V characteristics with various frequencies varying from 1k to 1MHz, respectively. The C-V hysteresis and frequency dispersion characteristics were almost the same regardless of the change of the NH_3 plasma power. All samples showed very small C-V hysteresis and frequency dispersion.







Fig. 4.9 C-V characteristics of the ALD AlN on n-GaN capacitors. NH₃ plasma power (a) 100 W, (b) 50 W and (c) 30 W







Fig. 4.10 C-V characteristics of the ALD AlN on n-GaN capacitors with various frequencies varying from 1k to 1MHz. (a) 100 W, (b) 50 W and (c) 30 W

However, in J-V characteristics, the AlN on n-GaN capacitor with NH₃ plasma power of 30 W showed the improved breakdown field characteristics and lower leakage current at the low electrical field than the capacitors with plasma powers over 30 W, as shown in Fig. 4.11. It is thought that low plasma power at the NH₃ plasma step can reduce plasma induced damage on the n-GaN surface, resulting in the low leakage current of the AlN on n-GaN capacitor [20]. In conclusion, the TMA feeding time of 0.1 sec, NH₃ plasma power of 30 W, NH₃ plasma time of 10 sec, pressure of 200 mtorr at the NH₃ plasma step and deposition temperature of 330 °C were chosen as the optimized deposition condition of AlN on n-GaN.




Fig. 4.11 J-V characteristics of the ALD AlN on n-GaN capacitors with various NH₃ plasma powers

Fig. 4. 12 shows an X-ray diffraction (XRD) result of the ALD AlN of

100 nm deposited on n-GaN. A Polycrystalline AlN was observed from the XRD result. Different diffraction peaks at 2θ value of $\sim 33^\circ$ and $\sim 36^\circ$ which are assigned to the (100) and (002), respectively were confirmed [21-22]. The FWHM of the rocking curve of AlN (002) was 1045 arcsec as shown in Fig. 4.13.




Fig. 4.12 XRD result for the ALD AlN of 100 nm on n-GaN




Fig. 4.13 Rocking curve of AlN (002) plane of the ALD AlN

The density of the ALD AlN was also evaluated by fitting of the X-ray reflectivity (XRR) data as shown in Fig. 4.14. The ALD AlN had a density of 3.27 g/cm^3 , which is higher than results shown in early studies [23-26].




Fig. 4.14 XRR measurement of the ALD AlN of ~ 30 nm on n-GaN

Fig. 4.15 shows the high-resolution TEM cross-section of the AlN of ~ 10 nm on n-GaN. A sharp interface between the n-GaN and ALD AlN and crystalline AlN were observed from the TEM image. GaN surface oxidation is successfully suppressed by employing the AlN layer.




Fig. 4.15 Cross-sectional TEM image of the AlN/n-GaN interface

We also performed x-ray photoelectron spectroscopy (XPS) analysis to investigate the composition of AlN. Spectra of the core level of Al, N, O and C were analyzed as shown in Fig. 4.16 and atomic percentages of Al, N, O and C from the XPS data is shown in Table 4.1.




Fig. 4.16 XPS spectra of Al 2p, N 1s, C 1s and O 1s of the AlN

Material	Al 2p (%)	N 1s (%)	C 1s (%)	O 1s (%)
ALD AlN	47.4	44.2	0.9	7.5



Table 4.1 Atomic percentages of Al, N, C and O for the ALD AlN

4.2.2. ALD AlN as an Interfacial Layer

We fabricated GaN MIS capacitors using the ALD AlN to evaluate the electrical characteristics of the AlN as an interfacial layer. GaN MIS capacitors using ALD AlON and SiON as an interfacial layer were also fabricated for comparison purposes. An ALD AlHfON layer from AlON/HfO₂ laminate with alternate AlON of 1cycle and HfO₂ of 1cycle was used as a bulk layer due to the high leakage current of the ALD AlN. More details about the AlHfON layer will be discussed in the next section.

The n-GaN on Si epi-wafer used in the former section was used and the same ex-situ and in-situ treatments were carried out for removal of organic contaminants and native oxides on the surface before the dielectric deposition. Total thickness of the dielectric layers deposited on n-GaN was ~20 nm. After deposition of dielectric layers, post deposition annealing (PDA) was carried out at 500 °C for 10 minutes in N₂ ambient.

The leakage current density (J) – effective electric field (E_{eff}) characteristics and C-V characteristics of the fabricated GaN MIS capacitors were investigated. The effective electric field was defined as the (applied voltage – flat band voltage)/CET. We conducted repeated C-V measurements sweeping the gate voltage from accumulation to depletion. the accumulation voltage was varied from 0 to 5 V to evaluate the immunity against electron injection into the dielectrics. The diameters of the fabricated MIS capacitors were 50 μm for forward leakage current-voltage measurements and 100 μm for capacitance-voltage measurements. Fig. 4.17 and Fig. 4.18 show C-V characteristics of the GaN MIS capacitors by sweeping the voltage from accumulation to depletion and V_{FB} shift of the GaN MIS capacitors as a function of accumulation voltage, respectively.






Fig. 4.17 C-V characteristics of the GaN MIS capacitors with accumulation voltages ranging from 0 to 5 V. (a) AlON 5 nm/AIHfON 15 nm, (b) AlN 5 nm/AIHfON 15 nm and (c) SiON 5 nm/AIHfON 15 nm




Fig. 4.18 V_{FB} shift as a function of effective electric field in the fabricated GaN MIS capacitors

The sample using the AlN as an interfacial layer showed the smallest V_{FB} shift up to the effective electric field of ~ 4 MV/cm, which is attributed to the small density of interface states between the AlN and GaN by suppressing the formation of unintentional interfacial oxides. However, the sample showed large V_{FB} shifts above 4MV/cm. The sample using the AION as an interfacial layer showed the smallest V_{FB} shift above the effective electric field of ~ 5 MV/cm.

Fig. 4.19 shows J - E_{eff} characteristics of the fabricated GaN MIS capacitors. The sample using the AlN as an interfacial layer showed the highest leakage current in the initial effective electric field range and the lowest breakdown field which is attributed to the low breakdown field and

high leakage current of the AlN.




Fig. 4.19 J-E_{eff} characteristics of the fabricated GaN MIS capacitors


4.2.3. Thickness Optimization of AlN/AION/AIHfON Layer

As discussed in the former section, the AlN as an interfacial layer efficiently suppressed charge injection into the dielectrics in the low effective electric field up to 4 MV/cm. However, in the effective electric field over 5 MV/cm, smaller electron trapping was observed in the GaN MIS capacitor using the AION as an interfacial layer than that in the GaN MIS capacitor using the AlN. These results suggested that the charge injection into the surface states and dielectrics could be more suppressed by employing the AlN/AION layer under the AIHfON layer. In this section, we studied the AlN and AION thickness effect on the electron trapping into the surface states and dielectrics and $J-E_{\text{eff}}$ characteristics in the GaN MIS capacitors. First, the AlN thickness effect on the electrical characteristics of the GaN MIS capacitors was studied. The total AlN/AION layer thickness and AIHfON layer thickness were maintained to ~5 nm and ~15 nm, respectively for all samples as shown in Table 4.2.

Sample	AlN/AION/AIHfON layer		
	AlN	AION	AIHfON
A	~3 nm	~2 nm	
B	~2 nm	~3 nm	~ 15 nm
C	~1 nm	~4 nm	

Table 4.2 Description of studied AlN/AION/AIHfON layers

Fig. 4.20 show C-V characteristics of the GaN MIS capacitors by sweeping the voltage from accumulation to depletion with various accumulation voltages. From these results, V_{FB} shifts of the GaN MIS capacitors as a function of accumulation voltage were determined as shown in Fig. 4.21. The values of V_{FB} shift in the GaN MIS capacitors using the AlN of 5 nm and AlON of 5 nm as an interfacial layer were also plotted for comparison.







Fig. 4.20 C-V characteristics of the GaN MIS capacitors with accumulation voltages ranging from 0 to 5 V. (a) AlN 3 nm/AlON 2 nm/AlHfON 15 nm, (b) AlN 2 nm/AlON 3 nm/AlHfON 15 nm and (c) AlN 1 nm/AlON 4 nm/AlHfON 15 nm




Fig. 4.21 V_{FB} shift as a function of effective electric field in the fabricated GaN MIS capacitors

The amount of V_{FB} shift decreased as the AlN thickness increased and increased at the AlN thickness over 2 nm. This result represents that the AlN thickness of 2 nm is the optimum point as an interfacial layer. $J-E_{eff}$ characteristics of the fabricated GaN MIS capacitors with different AlN/AION ratios were almost the same regardless of the AlN/AION ratios as shown in Fig. 4.22. $J-E_{eff}$ characteristics in the GaN MIS capacitors using the AlN of 5 nm and AION of 5 nm as an interfacial layer were also plotted for comparison.





Fig. 4.22 J - E_{eff} characteristics of the fabricated GaN MIS capacitors



Next, the AION thickness effect on the electrical characteristics of the GaN MIS capacitors was also studied. The AlN layer thickness and AION/AlHfON layer thickness were maintained to ~ 2 nm and ~ 18 nm, respectively for all samples as shown in Table 4.3.

Sample	AlN/AlON/AlHfON layer		
	AlN	AlON	AlHfON
A		~1 nm	~ 17 nm
B		~2 nm	~ 16 nm
C	~2 nm	~3 nm	~ 15 nm
D		~4 nm	~ 14 nm
E		~5 nm	~ 13 nm

Table 4.3 Description of studied AlN/AlON/AlHfON layers

Fig. 4.23 show C-V characteristics of the GaN MIS capacitors with different AlON/AlHfON ratios by sweeping the voltage from accumulation to depletion with various accumulation voltages. From these results, V_{FB} shifts of the GaN MIS capacitors as a function of accumulation voltage were determined as shown in Fig. 4.24.








Fig. 4.23 C-V characteristics of the GaN MIS capacitors with accumulation voltages ranging from 0 to 5 V. (a) AlN 2 nm/AlON 1 nm/AlHfON 17 nm, (b) AlN 2 nm/AlON 2 nm/AlHfON 16 nm, (c) AlN 2 nm/AlON 3 nm/AlHfON 15 nm, (d) AlN 2 nm/AlON 4 nm/AlHfON 14 nm and (e) AlN 2 nm/AlON 5 nm/AlHfON 13 nm




Fig. 4.24 V_{FB} shift as a function of effective electric field in the fabricated GaN MIS capacitors

The amount of V_{FB} shift decreased as the AION thickness increased and it saturated at the AION thickness of 3 nm under the same accumulation voltage. However, the dielectric constant of the GaN MIS capacitors decreases as the AION thickness increases. These results represent that the AION thickness of 3 nm is the optimum point for AlN/AION/AlHfON gate stack. $J-E_{eff}$ characteristics in the fabricated GaN MIS capacitors with different AION/AlHfON ratios were shown in Fig. 4.25.




Fig. 4.25 J - E_{eff} characteristics of the fabricated GaN MIS capacitors

Similar J - E_{eff} characteristics were observed for the GaN MIS capacitors with the AlON thickness between 1 nm to 3 nm. J - E_{eff} characteristics were degraded with the AlON thickness over 3 nm. The optimized thicknesses of the AlN, AlON and AlHfON layers are 2 nm, 3 nm and 15 nm, respectively.

4.2.4. ALD AlHfON Optimization


As discussed in the previous section, High-k dielectrics provide a decreased off-state leakage current, a high on-state current, a high on/off current ratio, and a low subthreshold swing in GaN based power devices, resulting in the improvement of the efficiency in power conversion systems. Among the high-k dielectrics, HfO₂ is considered as the most promising dielectric layer because of their ease of manufacture by ALD. However, when a HfO₂ is employed as a gate insulator, significant gate leakage currents could occur and it suffers from poor thermal stability and poor blocking of oxygen diffusion through the HfO₂ and low crystallization temperature. It has been reported that Al incorporation into HfO₂ can reduce electrical defects and gate leakage current and increase the dielectric constant and crystallization temperature.



In this study, we investigated the electrical and material characteristics of ALD AlHfON layers (AlON-HfO₂ laminate). The effect of ratio of Al to Hf on the electrical characteristics of AlHfON was also studied. To deposit ALD AlHfON, Al₂(CH₃)₆ (TMA), [(CH₃)₂N]₄Hf (TDMAH), N₂ plasma and ozone (O₃) were used as Al, Hf, N precursors and an oxidant, respectively. One cycle of the AlHfON deposition was defined by TMA pulse (0.3s)/N₂ purge (10s)/O₃ pulse (0.5s)/N₂ purge (7s)/N₂ stabilization (5s)/N₂ plasma (7s)/N₂ purge (7s)/TDMAH pulse (0.4s)/N₂ purge (6s)/O₃ pulse (0.5s)/N₂ purge (9s). The temperature of chuck was maintained at 330 °C. 10~12 nm AlHfON layers were deposited on n-GaN. After that, post deposition annealing (PDA) was carried out at 500 °C for 10 minutes in N₂ ambient. GaN MIS capacitors using AlHfON layers were fabricated to investigate the electrical properties of AlHfON on n-GaN. GaN MIS capacitors using AlON



and HfO₂ layers were also fabricated for comparison. Table 4.4 shows the gate stacks studied in this study. Fig. 4.26 shows the C-V characteristics, the dielectric constants and the amount of C-V hysteresis of the fabricated GaN MIS capacitors.



Sample	AlON:HfO ₂ cycle ratio		Layer
	AlON	HfO ₂	
A	1	0	AlON
B	1	1	AlHfON
C	1	2	
D	1	3	
E	1	4	
F	0	1	HfO ₂

Table 4.4 Description of studied AlON, AlHfON and HfO₂ layers












Fig. 4.26 C-V characteristics of (a) AION, AlHfON with AION : HfO₂ cycle ratio of (b) 1:1, (c) 1:2, (d) 1:3, (e) 1:4 and (f) HfO₂ and (g) the dielectric constants and (h) the amount of C-V hysteresis of the dielectric layers

The dielectric constant of AlHfON increased up to the AION : HfO₂ cycle ratio of 1:3 as the cycle of HfO₂ increased. The AlHfON with AION : HfO₂ cycle ratio of 1:3 showed higher dielectric constant than the HfO₂. This result is similar to the results of other groups for AlHfO in which Al incorporation into HfO₂ increases the dielectric constant. The amount of C-V hysteresis of AlHfON decreased as the AION cycle in the ALD process of AlHfON increased and it saturated at the AION : HfO₂ cycle ratio of 1:3. These results represent that the AlHfON with AION : HfO₂ cycle ratio of 1:3 is the optimum point for a bulk layer.

We performed x-ray photoelectron spectroscopy (XPS) analysis to investigate the composition of AlHfON with AION : HfO₂ cycle ratio of 1:3.

Spectra of the core level of Hf, Al, N, C and O were analyzed as shown in Fig. 4.27 and atomic percentages of Hf, Al, N, C and O from the XPS data were 27, 9.7, 1.4, 1.9 and 59.6 %, respectively as shown in Table 4.5.




Fig. 4.27 XPS spectra of Hf 4f, Al 2p, N 1s, C 1s and O 1s of the ALD AlHfON layer

Material	Hf 4f (%)	Al 2p (%)	N 1s (%)	C 1s (%)	O 1s (%)
ALD AlHfON	27.3	9.7	1.4	1.9	59.6

Table 4.5 Atomic percentages of Hf, Al, N, C and O for the ALD AlHfON

The crystal structures of the HfO₂ and AlHfON with AlON : HfO₂ cycle ratio of 1:3 were investigated using an x-ray diffractometer (XRD) as shown in Fig. 4.28. The HfO₂ showed several peaks reflecting the monoclinic phases, while the AlHfON with AlON : HfO₂ cycle ratio of 1:3 had few peaks evidencing the amorphous phase. This result may explain the reason why the leakage current of AlHfON is lower than that of HfO₂.






Fig. 4.28 XRD patterns of the ALD HfO₂ and AlHfON with AlON : HfO₂ cycle ratio of 1:3

4.2.5. Material Characteristics of AlN/AlON/AlHfON Layer

TEM images of AlON/AlHfON and AlN/AlON/AlHfON on n-GaN layers are shown in Fig. 4.29. Interfacial layer of ~1 nm was observed at the interface between AlON and n-GaN while no interface layer between AlN and n-GaN was observed. Also, less oxygen atomic percent was confirmed at the AlN near the n-GaN layer than that near the AlON layer as shown in the EDS results. This result represents that The ALD AlN efficiently suppresses surface oxidation while the AlON using O₃ as an oxidant forms interfacial layers on n-GaN layer.





Selected point	Atomic (%)		
	Al	O	N
1	40.3	34.7	25
2	44.5	14.3	41.2

Fig. 4.29 TEM images of (a) AION/AIHfON and (b) AlN/AION/AIHfON on n-GaN layers and energy dispersive spectroscopy (EDS) results for the selected points

In order to further analyze detailed information of the interface between dielectrics and n-GaN, TOF-SIMS analysis of AION/AIHfON and AlN/AION/AIHfON on n-GaN layers was carried out as shown in Fig. 4. 30.





Fig. 4.30 TOF-SIMS results of (a) AlN/AIHfON and (b) AlN/AION/AIHfON on n-GaN layers

Broad and high oxygen intensity peak was observed at the AlON/n-GaN interface, while, narrow and low oxygen intensity peak was observed at the AlN/n-GaN interface. Also, decline of the Ga is steeper at the AlN/n-GaN interface compared to that at the AlON/n-GaN interface. These result supports our hypothesis that using an ALD AlN as an interfacial layer has advantage over using an AlON with O₃ oxidant at the III-V interface by suppressing the surface oxidation.

4.3. Device Characteristics of Normally-off AlGaN/GaN MIS-FETs with AlN/AION/AlHfON Layer

We developed and optimized an AlN/AION/AlHfON layer as a gate insulator on n-GaN as discussed in the former section. The ALD AlN interfacial layer suppressed unintentional interfacial oxide and the AlHfON efficiently reduced the leakage current and increased the dielectric constant of the gate insulator.

Normally-off AlGaN/GaN MIS-FETs with 2 nm AlN/3 nm AION/15 nm AlHfON layer were fabricated. Devices with 5 nm AION/15 nm AlHfON layer were also fabricated for comparison. The epitaxial layer structure consists of 10 nm SiN in situ capping layer, 3.9 nm GaN interlayer, 22.6 nm undoped AlGaN barrier layer, GaN channel, and buffer on Si (111) substrate. The process flow of the devices was almost the same as the former section. However, Gate-recess process was carried out with the ALE discussed in the former section. ~2 nm AlGaN barrier layer was left, which was confirmed by observing the etched depth of the co-processed dummy sample using atomic force microscope (AFM). Then, the samples were cleaned with a sulfuric acid peroxide mixture and diluted HF acid. In the ALD chamber, in-situ treatments including TMA pulsing (10 times of 0.2 sec) and NH₃ thermal treatment for 5 minutes were carried out for removal of oxides and surface nitridation, respectively. After dielectric layer deposition at 330 °C in the ALD chamber, post deposition annealing (PDA) was carried out at 500 °C for 10 minutes in N₂ ambient. Ni/Au (40 nm/250

nm) gate metal was deposited with e-gun evaporation. Finally, post metallization annealing (PMA) was carried out at 400 °C in forming gas ambient, H₂ (5%) + N₂ (95%) for 10 minutes. Gate to source distance, gate length and gate to drain distance were 2, 1.5 and 10 μm, respectively.

Fig. 4. 31 shows the transfer characteristics of the fabricated devices in linear scale and log scale. The maximum drain current density of devices with AlN/AlON/AlHfON layer was ~566 mA/mm while that of devices with AlON/AlHfON layer was ~466 mA/mm at V_{DS} of 10 V. Devices with AlN/AlON/AlHfON layer showed I-V hysteresis of ~10 mV while I-V hysteresis of devices with AlON/AlHfON layer was ~125 mV. This result represents that The AlN layer efficiently suppresses the electron trapping into the gate insulator. The threshold voltage values which is defined as the gate voltage at I_{DS} of 1μA/mm of devices with AlN/AlON/AlHfON and AlON/AlHfON were 0.5 and 0.51 V, respectively.





Fig. 4.31 Transfer characteristics of the fabricated devices in linear scale and log scale

Fig. 4. 32 shows the output I-V characteristics of the fabricated devices. The extracted static R_{on} values of devices with AlN/AION/AIHfON and AION/AIHfON were $1.35 \text{ m}\Omega \cdot \text{cm}^2$ and $1.69 \text{ m}\Omega \cdot \text{cm}^2$, respectively.




Fig. 4.32 Output characteristics of the fabricated devices with (a) AlN/AION/AIHfON and (b) AION/AIHfON

To investigate the interface quality, the effective mobility and D_{it} were extracted as shown in Fig. 4.33 and 4.34, respectively. The effective mobility was extracted from a FAT-FET with a gate length of 100 μm . The maximum effective mobility value was 949 $\text{cm}^2/\text{V}\cdot\text{s}$ for devices with AlN/AlON/AlHfON layer while that for devices with AlON/AlHfON was 320 $\text{cm}^2/\text{V}\cdot\text{s}$. The D_{it} values of AlN/AlON/AlHfON MIS-FET were less than those of AlON/AlHfON MIS-FET within the overall trap level range of 0.29 ~ 0.44 eV. These results were attributed to the high-quality AlN interfacial layer.




Fig. 4.33 Effective mobility in the normally-off GaN channel of FAT-FETs with a gate length of 100 μm with AlON/AlHfON and AlN/AlON/AlHfON




Fig. 4.34 Interface trap density extracted using the conductance method from MIS capacitors with AlON/AlHfON and AlN/AlON/AlHfON

Fig. 4.35 show the gate leakage current characteristics of devices with AlON/AlHfON and AlN/AlON/AlHfON. The gate breakdown voltage of devices with AlN/AlON/AlHfON was lower than that of devices with AlON/AlHfON. It was attributed to the low breakdown field characteristics of AlN as shown in the former section.




Fig. 4.35 Gate leakage characteristics of the fabricated devices with AlN/AlON/AlHfON and AlON/AlHfON

The off-state I-V characteristics of the fabricated devices are shown in Fig. 4.36. For the devices with AlN/AlON/AlHfON and AlON/AlHfON, the measured breakdown voltages defined at the drain current of 1 $\mu\text{A}/\text{mm}$ were both 860 V at $V_{GS} = 0$ V.




Fig. 4.36 Off-state I-V characteristics of the fabricated devices with AlN/AlON/AlHfON and AlON/AlHfON at $V_{GS} = 0$ V

Fig. 4.37 shows the specific on-resistance versus the breakdown voltage for the fabricated devices, including other results reported for E-mode GaN MIS-FETs. Compared to the other results, the devices using AlN showed the excellent specific on-resistance and breakdown voltage characteristics [27-35].




Fig. 4.37 Specific on-resistance versus the breakdown voltage for the fabricated devices, including other results reported for E-mode GaN MIS-FETs

Fig. 4.38 shows threshold voltage instability characteristics of the fabricated devices. The threshold voltage was measured at 1, 10, 100, 1000 s under the gate bias stress of 3.5, 4.5 and 5 V at room temperature and 5 V at 150 °C. The threshold voltage drift of ~290 mV was measured in the device with AlN/AlON/AlHfON while large threshold voltage drift of ~716 mV was observed in the device with AlON/AlHfON after the stress time of 1000 s under the gate bias stress of 5 V. Also, smaller threshold voltage drift was confirmed at the device with AlN/AlON/AlHfON even at the high temperature of 150°C. Compared to the other results, the devices using AlN show less V_{th} shift after gate bias stress of 1000 sec as shown in Fig. 4.39. This result is attributed to the high quality AlGaN/dielectric interface by

ALD AlN.




Fig. 4.38 Threshold voltage instability of the fabricated devices with AlN/AlON/AlHfON and AlON/AlHfON under various positive gate bias and stress time




Fig. 4.39 V_{th} shift comparison with other normally-off GaN MIS-FETs under positive gate bias stress of 1000 sec

4.4. Conclusion

Poor-quality oxide (GaO_x) is detrimental to the dielectric/III-V interface quality that accounted for the V_{TH} instability issue in the III-V based devices. To avoid the formation of poor-quality oxide, we developed and optimized an ALD AlN as an interfacial layer. We also developed an ALD AlHfON as a bulk layer, which had a high dielectric constant and low leakage current and high breakdown field characteristics. Finally, Normally-off AlGaN/GaN MIS-FETs with 2 nm AlN/3 nm AlON/15 nm AlHfON layer were fabricated. Devices with 5 nm AlON/15 nm AlHfON layer were also fabricated for comparison. The maximum drain current density of devices with AlN/AlON/AlHfON layer was ~ 566 mA/mm while that of devices with AlON/AlHfON layer was ~ 466 mA/mm at V_{DS} of 10 V. Furthermore, Devices with AlN/AlON/AlHfON layer showed smaller I-V hysteresis of ~ 10 mV than that of devices with AlON/AlHfON layer. The extracted static R_{on} values of devices with AlN/AlON/AlHfON and AlON/AlHfON were 1.35 and 1.69 $\text{m}\Omega \cdot \text{cm}^2$, respectively. Besides, the effective mobility, D_{it} and threshold voltage instability characteristics were all improved by employing the ALD AlN. These results suggest that the ALD AlN/AlON/AlHfON gate dielectric is an excellent candidate for normally-off AlGaN/GaN MIS-FETs

4.5. References

- [1] A. Guo and J. A. Del Alamo, “Unified Mechanism for Positive-and Negative-Bias Temperature Instability in GaN MOSFETs,” *IEEE Trans. Electron Devices*, vol. 64, no. 5, pp. 2142–2147, 2017.
- [2] T. Hossain, D. Wei, J. H. Edgar, N. Y. Garces, N. Nepal, J. K. Hite, M. A. Mastro, C. R. Eddy, and H. M. Meyer, “Effect of GaN surface treatment on Al₂O₃/n-GaN MOS capacitors,” *J. Vac. Sci. Technol. B, Nanotechnol. Microelectron. Mater. Process. Meas. Phenom.*, vol. 33, no. 6, p. 61201, 2015.
- [3] H. D. Lee, T. Feng, L. Yu, D. Mastrogiovanni, A. Wan, T. Gustafsson, and E. Garfunkel, “Reduction of native oxides on GaAs during atomic layer growth of Al₂O₃,” *Appl. Phys. Lett.*, vol. 94, no. 22, 2009.
- [4] I. Krylov, B. Pokroy, D. Ritter, and M. Eizenberg, “A comparative study of AlN and Al₂O₃ based gate stacks grown by atomic layer deposition on InGaAs,” *J. Appl. Phys.*, vol. 119, no. 8, 2016.
- [5] S. K. Eom, M. W. Kong, M. J. Kang, J. G. Lee, H. Y. Cha, and K. S. Seo, “Enhanced Interface Characteristics of PA-ALD HfO_xN_y/InGaAs MOSCAPs Using IPA Oxygen Reactant and Cyclic N₂ Plasma,” *IEEE Electron Device Lett.*, vol. 39, no. 11, pp. 1636–1639, 2018.
- [6] S. Eom, “Characterization of High-Performance InGaAs QW-MOSFETs With Reliable Bi-Layer HfO_xN_y Gate Stack,” *IEEE J. Electron Devices Soc.*, vol. 7, no. August, pp. 908–913, 2019.
- [7] I. Table, “structural for GaN, InN F.,” *Growth (Lakeland)*, vol. 51, no. 12, pp. 21–24, 1995.
- [8] A. D. Koehler, N. Nepal, T. J. Anderson, M. J. Tadjer, K. D. Hobart, C. R. Eddy, and F. J. Kub, “Atomic layer epitaxy AlN for enhanced AlGaN/GaN HEMT passivation,” *IEEE Electron Device Lett.*, vol. 34, no. 9, pp. 1115–1117, 2013.
- [9] T. E. Hsieh, E. Y. Chang, Y. Z. Song, Y. C. Lin, H. C. Wang, S. C. Liu,

- S. Salahuddin, and C. C. Hu, "Gate recessed quasi-normally off Al₂O₃/AlGa_N/Ga_N MIS-HEMT with low threshold voltage hysteresis using PEALD AlN interfacial passivation layer," *IEEE Electron Device Lett.*, vol. 35, no. 7, pp. 732–734, 2014.
- [10] S. Liu, S. Yang, Z. Tang, Q. Jiang, C. Liu, M. Wang, and K. J. Chen, "Performance enhancement of normally-off Al₂O₃/AlN/GaN MOS-Channel-HEMTs with an ALD-grown AlN interfacial layer," *Proc. Int. Symp. Power Semicond. Devices ICs*, pp. 362–365, 2014.
- [11] S. Huang, Q. Jiang, S. Yang, C. Zhou, and K. J. Chen, "Effective passivation of AlGa_N/Ga_N HEMTs by ALD-grown AlN thin film," *IEEE Electron Device Lett.*, vol. 33, no. 4, pp. 516–518, 2012.
- [12] D. A. Deen, S. C. Binari, D. F. Storm, D. S. Katzer, J. A. Roussos, J. C. Hackley, and T. Gougousi, "AlN/GaN insulated gate HEMTs with HfO₂ gate dielectric," *Electron. Lett.*, vol. 45, no. 8, pp. 423–424, 2009.
- [13] H.-C. Chiu, C.-W. Lin, C.-H. Chen, C.-W. Yang, C.-K. Lin, J. S. Fu, L.-B. Chang, R.-M. Lin, and K.-P. Hsueh, "Low Hysteresis Dispersion La₂O₃ AlGa_N/Ga_N MOS-HEMTs," *J. Electrochem. Soc.*, vol. 157, no. 2, p. H160, 2010.
- [14] K. Balachander, S. Arulkumaran, H. Ishikawa, K. Baskar, and T. Egawa, "Studies on electron beam evaporated ZrO₂/AlGa_N/Ga_N metal-oxide-semiconductor high-electron-mobility transistors," *Phys. Status Solidi Appl. Mater. Sci.*, vol. 202, no. 2, pp. 16–18, 2005.
- [15] S. Kumar, H. Kumar, S. Vura, A. S. Pratiyush, V. S. Charan, S. B. Dolmanan, S. Tripathy, R. Muralidharan, and D. N. Nath, "Investigation of Ta₂O₅ as an alternative high-k dielectric for InAlN/GaN MOS-HEMT on Si," *IEEE Trans. Electron Devices*, vol. 66, no. 3, pp. 1230–1235, 2019.
- [16] N. Bondestam, and S. Lindfors, "ALD reactor and method with controlled wall temperature", United States Patent, 2005.
- [17] J. M. Lee, K. M. Chang, S. W. Kim, C. Huh, I. H. Lee, and S. J. Park, "Dry etch damage in n-type Ga_N and its recovery by treatment with an N₂ plasma," *J. Appl. Phys.*, vol. 87, no. 11, pp. 7667–7670, 2000.

- [18] Y. Kim, M. S. Kim, H. J. Yun, S. Y. Ryu, and B. J. Choi, "Effect of growth temperature on AlN thin films fabricated by atomic layer deposition," *Ceram. Int.*, vol. 44, no. 14, pp. 17447–17452, 2018.
- [19] S. Banerjee, A. A. I. Aarnink, R. van de Kruijs, A. Y. Kovalgin, and J. Schmitz, "PEALD AlN: Controlling growth and film crystallinity," *Phys. Status Solidi Curr. Top. Solid State Phys.*, vol. 12, no. 7, pp. 1036–1042, 2015.
- [20] F. A. Khan, L. Zhou, V. Kumar, and I. Adesida, "Plasma-induced damage study for n-GaN using inductively coupled plasma reactive ion etching," *J. Vac. Sci. Technol. B Microelectron. Nanom. Struct.*, vol. 19, no. 6, pp. 2926–2929, 2001.
- [21] A. Iqbal, G. Walker, A. Iacopi, and F. Mohd-Yasin, "Controlled sputtering of AlN (002) and (101) crystal orientations on epitaxial 3C-SiC-on-Si (100) substrate," *J. Cryst. Growth*, vol. 440, pp. 76–80, 2016.
- [22] L. Lv, Q. S. Li, L. Li, L. C. Zhang, C. F. Wang, and H. X. Qi, "Effects of substrate temperature and nitrogen pressure on growth of AlN films by pulsed laser deposition," *Chinese Phys. Lett.*, vol. 24, no. 2, pp. 552–554, 2007.
- [23] P. Motamedi and K. Cadien, "Structural and optical characterization of low-temperature ALD crystalline AlN," *J. Cryst. Growth*, vol. 421, pp. 45–52, 2015.
- [24] M. Bosund, T. Sajavaara, M. Laitinen, T. Huhtio, M. Putkonen, V. M. Airaksinen, and H. Lipsanen, "Properties of AlN grown by plasma enhanced atomic layer deposition," *Appl. Surf. Sci.*, vol. 257, no. 17, pp. 7827–7830, 2011.
- [25] C. Ozgit-Akgun, E. Goldenberg, A. K. Okyay, and N. Biyikli, "Hollow cathode plasma-assisted atomic layer deposition of crystalline AlN, GaN and Al_xGa_{1-x}N thin films at low temperatures," *J. Mater. Chem. C*, vol. 2, no. 12, pp. 2123–2136, 2014.
- [26] M. Broas, P. Sippola, T. Sajavaara, V. Vuorinen, A. Pyymaki Perros, H. Lipsanen, and M. Paulasto-Kröckel, "Structural and chemical analysis of annealed plasma-enhanced atomic layer deposition

- aluminum nitride films,” *J. Vac. Sci. Technol. A Vacuum, Surfaces, Film.*, vol. 34, no. 4, p. 41506, 2016.
- [27] M. Tao, S. Liu, B. Xie, C. P. Wen, J. Wang, Y. Hao, W. Wu, K. Cheng, B. Shen, and M. Wang, “Characterization of 880 v Normally off GaN MOSHEMT on Silicon Substrate Fabricated with a Plasma-Free, Self-Terminated Gate Recess Process,” *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1453–1457, 2018.
- [28] M. Hua, S. Member, J. Wei, G. Tang, Z. Zhang, Q. Qian, X. Cai, N. Wang, and K. J. Chen, “Normally-Off LPCVD-SiN_x / GaN MIS-FET With,” vol. 38, no. 7, pp. 929–932, 2017.
- [29] J. Gao, Y. Jin, Y. Hao, B. Xie, C. P. Wen, B. Shen, and M. Wang, “Gate-recessed normally off GaN MOSHEMT with high-temperature oxidation/wet etching using LPCVD Si₃N₄ as the mask,” *IEEE Trans. Electron Devices*, vol. 65, no. 5, pp. 1728–1733, 2018.
- [30] R. Chu, A. Corrion, M. Chen, R. Li, D. Wong, D. Zehnder, B. Hughes, and K. Boutros, “1200-V normally off GaN-on-Si field-effect transistors with low dynamic on-resistance,” *IEEE Electron Device Lett.*, vol. 32, no. 5, pp. 632–634, 2011.
- [31] B. Lu, E. Matioli, and T. Palacios, “Tri-gate normally-off GaN power MISFET,” *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 360–362, 2012.
- [32] S. H. Chan, D. Bisi, X. Liu, R. Yeluri, M. Tahhan, S. Keller, S. P. DenBaars, M. Meneghini, and U. K. Mishra, “Impact of oxygen precursor flow on the forward bias behavior of MOCVD-Al₂O₃ dielectrics grown on GaN,” *J. Appl. Phys.*, vol. 122, no. 17, 2017.
- [33] C. Yang, J. Xiong, J. Wei, J. Wu, B. Zhang, and X. Luo, “High performance enhancement-mode AlGa_n/Ga_n MIS-HEMT with selective fluorine treatment,” *Adv. Condens. Matter Phys.*, vol. 2015, pp. 1–8, 2015.
- [34] C. Wu, J. Chen, P. Han, M. Lee, K. Yang, H. Wang, P. Chang, Q. H. Luc, Y. Lin, C. Dee, A. A. Hamzah, E. Y. Chang, and A. A. Gan, “Normally-Off Tri-Gate GaN MIS-HEMTs with Power Device Applications,” *IEEE Trans. Electron Devices*, vol. 66, no. 8, pp. 3441–3446, 2019.

- [35] M. Li, J. Wang, H. Wang, Q. Cao, J. Liu, and C. Huang, "Improved performance of fully-recessed normally-off LPCVD SiN/GaN MISFET using N₂O plasma pretreatment," *Solid. State. Electron.*, vol. 156, no. March, pp. 58–61, 2019.
- [36] C. H. Wu, P. C. Han, Q. H. Luc, C. Y. Hsu, T. E. Hsieh, H. C. Wang, Y. K. Lin, P. C. Chang, Y. C. Lin, and E. Y. Chang, "Normally-OFF GaN MIS-HEMT with F-Doped Gate Insulator Using Standard Ion Implantation," *IEEE J. Electron Devices Soc.*, vol. 6, no. July, pp. 893–899, 2018.
- [37] J. He, M. Hua, Z. Zhang, and K. J. Chen, "Performance and VTH Stability in E-Mode GaN Fully Recessed MIS-FETs and Partially Recessed MIS-HEMTs with LPCVD-SiNx/PECVD-SiNx Gate Dielectric Stack," *IEEE Trans. Electron Devices*, vol. 65, no. 8, pp. 3185–3191, 2018.
- [38] M. Hua and K. J. Chen, "High-performance Enhancement-mode GaN Power MIS-FET with Interface Protection Layer," *Int. Conf. Digit. Signal Process. DSP*, vol. 2018–November, 2019.
- [39] W. Choi, H. Ryu, N. Jeon, M. Lee, H. Y. Cha, and K. S. Seo, "Improvement of Vth instability in normally-off GaN MIS-HEMTs employing PEALD-SiNx as an interfacial layer," *IEEE Electron Device Lett.*, vol. 35, no. 1, pp. 30–32, 2014.
- [40] H. Kim, S. Han, W. Jang, C. Cho, and K. Seo, "Normally-Off GaN-on-Si MISFET Using," *Ieee Electron Device Lett.*, vol. 38, no. 8, pp. 1090–1093, 2017.

Chapter 5. Concluding Remarks

This study has been focused on the development of low damage etching process and high-quality gate stack for normally-off AlGaN/GaN MIS-FETs because charge trapping at the interface between gate dielectric and (Al)GaN and in the gate dielectric is a big issue for recessed gate MIS-HEMTs. This problem leads to degradation of channel mobility, on-resistance and on-current of the devices. Especially, V_{th} hysteresis after a positive gate voltage sweep and V_{th} shift under a gate bias stress are important reliability challenges in gate recessed MIS-HEMTs.

In order to minimize the V_{th} shift, a gate recess etching with low plasma induced damage and a high-quality gate dielectric are needed for low interface states and border traps in the gate recessed MIS-FETs.

For low etching damage, many research groups have studied various etching methods and resulted in great achievements. However, efforts to reduce the etching damage are still needed for improving the electrical performance and reliability of the devices. We propose the atomic layer etching which showed smoother etched surface, higher PL intensity and N/(Al+Ga) ratio of the etched AlGaN surface when compared to other etching methods. Also the gate recessed schottky devices using the ALE showed the lowest leakage current. Meanwhile, the poor-quality native oxide (GaO_x) is detrimental to the dielectric/III-V interface quality that accounted for the V_{TH} instability issue in the III-V based devices. To avoid surface oxidation, we developed and optimized AlN layer as an interfacial layer. we also investigated the electrical and material characteristics of ALD

AlHfON layers (AlON-HfO₂ laminate). The effect of ratio of Al to Hf on the electrical characteristics of AlHfON was also studied. After that, we optimized an AlN/AlON/AlHfON layer as a gate insulator. The ALD AlN interfacial layer suppressed unintentional interfacial oxide and the AlHfON efficiently reduced the leakage current and increased the dielectric constant of the gate insulator. In the device results, AlGaN/GaN MIS-FETs with AlN/AlON/AlHfON layer showed smaller I-V hysteresis of ~10 mV than that of devices with AlON/AlHfON layer. The extracted static R_{on} values of devices with AlN/AlON/AlHfON and AlON/AlHfON were 1.35 and 1.69 mΩ · cm², respectively. Besides, the effective mobility, D_{it} and threshold voltage instability characteristics were all improved by employing the ALD AlN. These results prove that the developed AlN/AlON/AlHfON stack have a lot of potential for high performance normally-off AlGaN/GaN MIS-FETs.

Appendix

A. N₂ plasma treatment before dielectric deposition

The results were reported at the 24th Korean Conference on Semiconductors 2017.

1	Pre-passivation (SiNx)
2	Ohmic metal deposition
3	Mesa etching
4	Pre-passivation film removing
5	Passivation layer deposition
6 (Gate recess)	SiNx Opening
	AlGa _N etching (AlGa _N 2nm remain)
	cleaning
7	Surface treatment
	1. w/o N₂ plasma treatment 2. w/ N₂ plasma treatment (Microwave plasma, 20W, 3min)
8	Al ₂ O ₃ Gate dielectric deposition
9	Post deposition annealing (500°C, 10min)
10	Gate metal deposition (Ni/Au)

N₂ plasma treatment




Figure A.1 (a) Process flow for normally-off AlGa_N/Ga_N MIS-FETs using N₂ plasma treatment

(a)



(b)





Figure A.2 (a) Microwave reactor (Plasma-finish, V15-G, Germany) for N₂ plasma treatment and (b) schematic of the fabricated normally-off AlGaIn/GaN MIS-FETs



	W/O N ₂ plasma treatment	W/ N ₂ plasma treatment
Maximum drain current (mA/mm)	464	483
Peak transconductance (mS/mm)	124	133
Off-state drain leakage current (A/mm)	1.6×10^{-11}	2.8×10^{-11}

Figure A.3 (a) Microwave reactor (Plasma-finish, V15-G, Germany) for N₂ plasma treatment and (b) schematic of the fabricated normally-off AlGaIn/GaN MIS-FETs





Figure A.4 C-V curve of MIS capacitor (a) without N₂ plasma treatment and (b) with N₂ plasma treatment








Figure A.5 CV frequency dispersion characteristics of MIS capacitor (a) without N₂ plasma treatment and (b) with N₂ plasma treatment



- **Stress condition :** $V_D = V_S = 0 V$
positive gate bias (5V), negative gate bias (-5V)
- *Compare two samples with same gate bias.*
- **Temperature condition :** *room temp.*

Figure A.6 Stress-recovery measurement method for capture emission time (CET) map







Figure A.7 Consecutive transfer characteristics with increasing stress time for (a) device without N_2 plasma treatment and (b) device with N_2 plasma treatment. (c) ΔV_{th} – log time curve for the fabricated devices with increasing stress time








Figure A.8 Consecutive transfer characteristics with increasing recovery time for (a) device without N_2 plasma treatment and (b) device with N_2 plasma treatment. (c) ΔV_{th} – log time curve for the fabricated devices with increasing recovery time

w/o microwave N₂ plasma treatment



w/ microwave N₂ plasma treatment






Figure A.9 Capture emission time map (CET map) of the fabricated devices


Devices without N₂ plasma treatment show higher trap density with long time constant and emission time constant. Overall, devices with N₂ plasma treatment show lower trap density.

B. Tri-gate normally-on/off AlGaN/GaN MIS-FETs

1	Solvent cleaning
2	Ohmic (Ti/Al/Ni/Au=20/120/25/50 nm)
3	Mesa etching
4	Passivation (Cat-CVD 60 nm)
5	Fin definition (E-beam litho.)
6	SiN _x opening
7	BCl ₃ /Cl ₂ based etching (130 nm)
8	Etching of SiN _x on Fin by wet etching
9	Cleaning (SPM & BOE 30:1)
10	Gate insulator deposition (PEALD SiN _x 6 nm + HfON 15 nm)
11	Post deposition annealing (500°C, 10min, N ₂ ambient)
12	SiN _x opening
13	Gate metal deposition (Ni/Au=40/200 nm)

Figure B.1 Process flow for tri-gate normally-on AlGaN/GaN MIS-FETs





Fin width : Spacing between Fins = 1 : 1

Fin width : 500, 300, 200, 150, 100 nm

Gate length: 1 μ m

Fin # : 250

Gate insulator: SiNx/HfON (6nm/ 15nm)

Figure B.2 Cross-section of the (a) planar AlGaIn/GaN MIS-FETs and (b, c) tri-gate normally-on AlGaIn/GaN MIS-FETs.





Figure B.3 Linear and log-scaled transfer curves of the normally-on planar AlGaIn/GaN MIS-FETs




Figure B.4 Linear and log-scaled transfer curves of the normally-on tri-gate AlGaN/GaN MIS-FETs

1	Solvent cleaning
2	Ohmic (Ti/Al/Ni/Au=20/120/25/50 nm)
3	Mesa etching
4	Passivation (Cat-CVD 60 nm)
5	Fin definition (E-beam litho.)
6	SiN _x opening
7	BCl ₃ /Cl ₂ based etching (130 nm)
8	Etching of SiN _x on Fin by wet etching
9	Additional BCl ₃ /Cl ₂ based etching for normally-off operation (remaining AlGa _{0.3} N barrier layer thickness: ~2 nm)
10	Cleaning (SPM & BOE 30:1)
11	Gate insulator deposition (PEALD SiN _x 6 nm + HfON 15 nm)
12	Post deposition annealing (500°C, 10min, N ₂ ambient)
13	SiN _x opening
14	Gate metal deposition (Ni/Au=40/200 nm)

Figure B.5 Process flow for tri-gate normally-off AlGa_{0.3}N/GaN MIS-FETs




Figure B.6 Tem result of the fin width of 50 nm in the tri-gate normally-off AlGaN/GaN MIS-FETs




Figure B.7 Linear and log-scaled transfer curves of the normally-off tri-gate AlGaN/GaN MIS-FETs with 50 nm fin width and the planar AlGaN/GaN MIS-FETs (L_G s: 2 μ m, L_G : 1 μ m and L_{GD} : 10 μ m)





Figure B.8 Family curves of the fabricated normally-off tri-gate AlGaIn/GaN MIS-FETs with 50 nm fin width and the planar AlGaIn/GaN MIS-FETs (L_{GS} : 2 μm , L_G : 1 μm and L_{GD} : 10 μm)




Figure B.9 Pulsed I-V characteristics of the fabricated normally-off tri-gate AlGaIn/GaN MIS-FETs with 50 nm fin width and planar AlGaIn/GaN MIS-FETs ($L_{GS}: 2 \mu m$, $L_G: 1 \mu m$ and $L_{GD}: 5 \mu m$)





Figure B.10 Linear-scaled transfer characteristics of the fabricated normally-off tri-gate AlGa_N/Ga_N MIS-FETs with 50 nm fin width and planar AlGa_N/Ga_N MIS-FETs at room and increased temperatures (L_{GS}: 2 μm, L_G: 1 μm and L_{GD}: 10 μm)





Figure B.11 Log-scaled transfer characteristics of the fabricated normally-off tri-gate AlGaIn/GaN MIS-FETs with 50 nm fin width and planar AlGaIn/GaN MIS-FETs at room and increased temperatures (L_{GS} : 2 μm , L_G : 1 μm and L_{GD} : 10 μm)





Figure B.12 Gate leakage current of the fabricated normally-off tri-gate AlGaIn/GaN MIS-FETs with 50 nm fin width and planar AlGaIn/GaN MIS-FETs at room and increased temperatures (L_{GS} : 2 μm , L_G : 1 μm and L_{GD} : 10 μm)




Figure B.13 Benchmark of threshold voltage and transconductance for normally-off tri-gate AlGaIn/GaN MIS-FETs with 50 nm fin width

C. AlGaIn/GaN diode with MIS-gated hybrid anode and edge termination




Figure C.1 The schematic cross section of MIS-gated hybrid anode AlGaIn/GaN diodes (a) with edge termination and (b) without edge termination




Figure C.2 (a) Forward and (b) reverse characteristics of the fabricated MIS-gated hybrid anode diode with edge termination





Figure C.3 Pulsed I-V characteristics of fabricated MIS-gated hybrid anode diode (a) with edge termination and (b) without edge termination




Figure C.4 Breakdown voltage characteristics of the fabricated MIS-gated hybrid anode diode with edge termination and without edge termination




Figure C.5 Simulated electric-field distributions of the fabricated diodes at the 2DEG channel and reverse voltage of -500 V




Figure C.6 Benchmark of off-state leakage current and onset voltage for the fabricated MIS-gated hybrid anode diode with edge termination

Abstract in Korean

최근 에너지 위기와 환경규제 강화, 친환경 녹색성장 등의 이슈가 대두되어 에너지 절감과 환경 보호 분야에 IT 기술을 접목, 활용하는 그런 IT 패러다임이 부각되고 있다. 현재 고유가 환경규제 강화에 대응하기 위해 하이브리드 자동차, 전기자동차 등 친환경 미래형 자동차 개발이 요구되고 있으며, 자동차에서 전장부품이 차지하는 원가비중은 약 40%까지 달할 것으로 전망되고 이 중 반도체가 차지하는 비용은 약 30% 정도로 추정된다. 이러한 자동차 전장부품에서 전력소자가 핵심부품으로 자리 잡을 전망이다. 지금까지는 실리콘 기반의 전력소자 기술이 전력반도체 시장의 대부분을 주도하고 있지만 전력기기 로드맵에 의하면 전력밀도가 해를 거듭하면서 지속적으로 증가하기 때문에 내열, 내압, 전력손실, 전력밀도 등에서 나타나는 많은 한계를 가지고 있는 현재의 실리콘 기반 전력시스템은 효율이 눈에 띄게 감소할 것이 자명하므로 전력시스템의 전력전송효율과 신뢰성의 중요성이 크게 대두되고 있다. 이 같은 사회적 요구로 볼 때 현재의 실리콘 전력소자의 기술적 한계를 뛰어넘는 고효율의 차세대 전력반도체 소자의 개발이 시급히 요구되며 SiC와 GaN와 같은 광대역 반도체가 차세대 전력반도체 소재로 유력해지고 있다. 또한 전력시스템에서는 시스템의 안전성과 회로의 간략화를 위하여 normally-off (증강형) 전력소자가 요구되기 때문에 normally-off (증강형) GaN 전력소자에 대한 개발이 필수적이다.

본 그룹에서는 gate-recess 공정을 이용하여 normally-off 동작을 실현하는 연구를 진행하였고, gate-recess 시 발생하는 식각 데미지를 줄이고 우수한 성능의 게이트 절연막을 개발하여 GaN 전력 반도체

소자의 전기적 특성 및 신뢰성을 개선하는 연구를 진행하였다. 식각 연구에서는 최종적으로 셀프 DC 바이어스가 낮은 O_2 , BCl_3 플라즈마를 이용한 atomic layer etching을 개발하였고, 이를 통해 거칠기가 작고 표면 N vacancy가 적은 고품질의 (Al)GaN 표면을 얻을 수 있었다. 박막 연구에서는 Oxide 박막 증착 시, (Al)GaN 표면에 생성되어 계면 특성을 악화시키는 Ga_2O_3 생성을 막기 위해 ALD AlN layer를 개발 및 적용하여 박막/(Al)GaN 계면 특성을 향상시켰다. 이로 인해 소자의 동작전류 증가 및 D_{it} 감소 결과를 얻을 수 있었고 스트레스에 따른 문턱전압 이동 특성의 감소로 소자의 신뢰성 또한 개선시킬 수 있었다. 이는 타 기관의 결과와 비교해도 뒤떨어지지 않는 우수한 특성을 보여주었다.

결론적으로 본 연구의 작은 플라즈마 데미지를 갖는 식각공정과 고품질 절연막 개발을 통해 우수한 특성의 GaN 전력소자를 구현할 수 있었고 향후 차세대 전력소자에 적용을 위한 가능성을 확보하였다.

주요어: 갈륨나이트라이드, 금속 절연막 반도체 구조, 신뢰성, 알루미늄 나이트라이드, 원자층식각, 알루미늄하프늄옥시나이트라이드

Research Achievements

Journals

- [1] I. H. Hwang, S. K. Eom, G. H. Choi, M. J. Kang, J. G. Lee, H. Y. Cha, and K. S. Seo, "High-Performance E-Mode AlGa_N/Ga_N MIS-HEMT with Dual Gate Insulator Employing SiON and HfON," *Phys. Status Solidi Appl. Mater. Sci.*, vol. 215, no. 10, pp. 1–6, 2018.
- [2] M. J. Kang, M. S. Lee, G. H. Choi, I. H. Hwang, H. Y. Cha, K. S. Seo, "High-performance normally off AlGa_N/Ga_N-on-Si HEMTs with partially recessed SiN," vol. 1600726, no. 8, 2017.
- [3] S. H. Roh, S. K. Eom, G. H. Choi, M. J. Kang, D. H. Kim, I. H. Hwang, K. S. Seo, J. G. Lee, Y. C. Byun, and H. Y. Cha, "Normally-off AlGa_N/Ga_N-on-Si metal-insulator-semiconductor heterojunction field-effect transistor with nitrogen-incorporated silicon oxide gate insulator," *J. Korean Phys. Soc.*, vol. 71, no. 4, pp. 185–190, 2017.

International Conferences

- [1] I-H Hwang, G. H. Choi, S. K. Eom, M. J. Kang, H. Y. Cha, K. S. Seo, "Gate Recessed E-mode AlGa_N/Ga_N MIS-HEMT with Dual Gate Insulator Employing SiON and HfON", International Conference on Nitride Semiconductors, Strasbourg, France July 24-28, 2017.
- [2] I-H Hwang, H. Y. Cha, K. S. Seo, "Threshold Voltage Engineering in the AlGa_N/Ga_N MISHEMT", Asia-pacific workshop on Fundamentals and Applications of Advanced Semiconductor Devices, Hakodate, Japan July 4-6, 2016.
- [3] I-H Hwang, R. S. Ki, H. Y. Cha, K. S. Seo, AlGa_N/Ga_N Diode with MIS-Gated Hybrid Anode and Edge Termination, International Conference on Nitride Semiconductors, Bellevue Washington, United States of America, July, 7-12, 2019.

- [4] I-H Hwang, H. Y. Cha, K. S. Seo, Low damage atomic layer etching of AlGa_N using BCl₃ and Cl₂, gas, Topical Workshop on Heterostructure Microelectronics, Toyama, Japan, August, 26-29, 2019.
- [5] I-H Hwang, S. K. Eom, H. Y. Cha, K. S. Seo, "High performance normally-off tri-gate AlGa_N/Ga_N MIS-HEMT with partially recessed MIS structure, International Workshop on Nitride Semiconductors, Kanazawa, Japan, November, 11-16, 2018.

Domestic Conferences

- [1] I. H. Hwang, G. H. Choi, H. Y. Cha, K. S. Seo, "Study for Reliability of Threshold Voltage in E-mode AlGa_N/Ga_N MOS-HEMT with Al₂O₃ dielectric", 한국반도체학술대회, 2017.
- [2] I. H. Hwang, D. H. Kim, K. S. Seo, "Investigation of Damage on 2DEG For Normally-on Gate Recessed AlGa_N/Ga_N MIS-HEMT", 한국광전자학회, 2015.
- [3] I. H. Hwang, D. H. Kim, K. S. Seo, "Improvement of Transconductance by Damage curing on AlGa_N/Ga_N Normally-On MISHEMT for RF Application", 한국반도체학술대회, 2015.
- [4] I. H. Hwang, K. S. Seo, "Gate Leakage Current Reduction in Normally Off AlGa_N/Ga_N Gate Recessed MIS-HEMT by Work-Function Tuning", 한국반도체학술대회, 2016.
- [5] I. H. Hwang, H. Y. Cha, K. S. Seo, "Capacitance-Voltage (C - V) and Current Density-Voltage (J - V) Characteristics of AlN on n-GaN with Various Surface Treatments Using NH₃, N₂ Gases, 한국반도체학술대회, 2020.
- [6] K. H. Joe, D. M. Keum, I. H. Hwang, K. S. Seo, H. Y. Cha, H. T. Kim "Comparative Analysis on Mobility Extraction of Normally-Off

AlGaN/GaN Gate-Recessed MIS-HFETs for High Voltage Operation", 한국반도체학술대회, 2017.

Domestic Patent

- [1] H. Y. Cha, S. W. Han, M. G. Jo, I. H. Hwang, "Heterostructure Field Effect Transistor and production method thereof", 10-2018-0034619, 2018.

감사의 글

기대와 설렘을 가지고 대학원에 입학한 지가 엇그제 같은데 어느덧 박사학위 논문의 마지막 페이지에 감사의 글을 쓰고 있다니 참 감회가 새롭습니다. 6년 반 동안 힘든 일도 많았지만 곁에서 힘이 되어 주시고 도움을 주신 많은 분들이 계셨기에 무사히 논문을 마칠 수 있었다고 생각합니다. 미흡하지만 도움 주신 모든 분들께 감사의 말씀을 전하고 싶습니다.

먼저 부족한 저를 제자로 받아 주시고 열정적으로 지도해 주신 서광석 교수님께 감사의 말씀을 드리고 싶습니다. 학생들을 위해 휴일에도 출근하시고 밤 늦게까지 학교에 남아 열정적으로 지도해 주셔서 감사합니다. 교수님을 본받아 더 발전하는 사람이 될 수 있도록 노력하겠습니다. 그리고 미팅 때마다 올바른 연구의 길을 걸어갈 수 있도록 조언해 주시고 도움을 주신 차호영 교수님께 감사드리고 더 좋은 논문을 완성할 수 있도록 지도해주신 이종호 교수님, 박병국 교수님, 황철성 교수님께도 감사의 말씀을 드리고 싶습니다.

또한 많은 연구실 선후배 분들의 도움이 있었기에 무사히 졸업을 할 수 있었습니다. 처음 대학원에 입학했

을 때 연구실 방장이셨고 제가 연구실 생활에 빨리 적응할 수 있도록 배려해 주시고 연구적으로도 많은 조언해 주신 민성이형, 항상 열정적으로 연구하시는 모습으로부터 많은 것들을 배울 수 있었던 재길이형, 저의 첫 연구실 사수시고 공정에서 모르는 게 없으셔서 연구적으로 많은 도움을 주셨던 동환이형, 모르는 것이 있으면 항상 친절하게 조언해 주시고 도움을 주신 상우형, 항상 옆자리에서 아낌없이 조언을 해주고 동생이지만 배울 점이 많았던 수근이, 박막연구 관련해서 많은 도움을 주고 연구실 사람들을 잘 챙겨줬던 명진이, 중간에 연구주제가 바뀌어 힘들지만 묵묵히 연구해 나가는 라성이, 어려운 주제로 연구하느라 고생이 많은 민우, 어려운 장비 맡아 고생이 많았던 준석이, 박막연구에서 큰 도움을 줬던 광호, 열정이 넘치고 연구하느라 밤을 많이 샐던 승현이, 항상 친절하고 연구실 막내생활이 길어 고생이 많았던 철희 그리고 다른 연구실이지만 연구에 집중할 수 있도록 많은 도움을 주고 같이 생활했던 현섭이, 원호, 김정진 연구교수님, 동민이, 준행이, 태현이, 준혁이, 찬희 모두 감사드립니다.

그리고 대학원 생활을 잘 해 나갈 수 있도록 지원해 주시고 응원해 주신 아버지, 어머니 감사합니다. 사랑스

러운 아들이 되도록 노력하겠습니다. 그리고 생활이 부족
하지 않도록 많은 지원을 해주고 따뜻한 격려를 해줬던
큰 누나, 작은 누나, 고민이 있을 때마다 진심 어린 조언
을 해 주셨던 큰 매형, 작은 매형 모두 감사드립니다.