



저작자표시-비영리-변경금지 2.0 대한민국

이용자는 아래의 조건을 따르는 경우에 한하여 자유롭게

- 이 저작물을 복제, 배포, 전송, 전시, 공연 및 방송할 수 있습니다.

다음과 같은 조건을 따라야 합니다:



저작자표시. 귀하는 원저작자를 표시하여야 합니다.



비영리. 귀하는 이 저작물을 영리 목적으로 이용할 수 없습니다.



변경금지. 귀하는 이 저작물을 개작, 변형 또는 가공할 수 없습니다.

- 귀하는, 이 저작물의 재이용이나 배포의 경우, 이 저작물에 적용된 이용허락조건을 명확하게 나타내어야 합니다.
- 저작권자로부터 별도의 허가를 받으면 이러한 조건들은 적용되지 않습니다.

저작권법에 따른 이용자의 권리는 위의 내용에 의하여 영향을 받지 않습니다.

이것은 [이용허락규약\(Legal Code\)](#)을 이해하기 쉽게 요약한 것입니다.

[Disclaimer](#)

Ph.D. DISSERTATION

Surface Ge-rich SiGe Channel Tunnel  
Field-Effect Transistor Fabricated by Ge  
Condensation Technique

Ge 국소 응축 기술을 적용하여 채널 표면의 Ge 함량을  
높인 SiGe 채널 터널링 전계효과 트랜지스터

BY

LEE JUNIL

FEBRUARY 2020

DEPARTMENT OF ELECTRICAL ENGINEERING AND  
COMPUTER SCIENCE  
COLLEGE OF ENGINEERING  
SEOUL NATIONAL UNIVERSITY



Ph.D. DISSERTATION

Surface Ge-rich SiGe Channel Tunnel  
Field-Effect Transistor Fabricated by Ge  
Condensation Technique

Ge 국소 응축 기술을 적용하여 채널 표면의 Ge 함량을  
높인 SiGe 채널 터널링 전계효과 트랜지스터

BY

LEE JUNIL

FEBRUARY 2020

DEPARTMENT OF ELECTRICAL ENGINEERING AND  
COMPUTER SCIENCE  
COLLEGE OF ENGINEERING  
SEOUL NATIONAL UNIVERSITY

# Surface Ge-rich SiGe Channel Tunnel Field-Effect Transistor Fabricated by Ge Condensation Technique

Ge 국소 응축 기술을 적용하여 채널 표면의 Ge 함량을  
높인 SiGe 채널 터널링 전계효과 트랜지스터

지도교수 박 병 국

이 논문을 공학박사 학위논문으로 제출함

2020년 2월

서울대학교 대학원

전기 컴퓨터 공학부

이 준 일

이준일의 공학박사 학위 논문을 인준함

2020년 2월

위 원 장:	이 종 호	(인)
부위원장:	박 병 국	(인)
위 원:	최 우 영	(인)
위 원:	김 상 완	(인)
위 원:	권 대 응	(인)

# Abstract

Complementary metal oxide semiconductor (CMOS) technology has been a key technology for transforming lifestyles and expanding productivity and functionality. Currently, this technology has been evolving into extreme scales: nanoscale, in terms of device feature sizes. This development was possible because of the lithography technology. However, if electric field control is not performed as the device size decreases, undesirable short channel effect (SCE) will occur and the device will break down or standby power consumption will increase. In order to reduce the electric field in proportion to reducing the size of the device, scaling of the  $V_{DD}$  is required. But, there is a limit to downsizing voltage due to non-scaling factors such as threshold voltage ( $V_{TH}$ ) of transistor. In situations where voltage scaling is not possible, increasing power consumption is a problem. Moving only threshold voltage  $V_{TH}$  near 0V will increase the off-current, and reducing  $V_{DD}$  with the  $V_{TH}$  fixed will lower the drive current. In order to solve this dilemma, performance improvement such as subthreshold swing ( $SS$ ) is essential. MOSFETs (Metal oxide semiconductor field-effect transistors), in terms of  $SS$ , exhibit a fundamental limitation for the drain current increase per applied gate voltage difference. The tunnel field-effect transistor (TFET) provides the ability for beating this limitation. Current injection in TFETs relies on band-to-band tunneling

from the source contact to the channel cutting off the high energy tail of the Fermi distribution of carriers which causes the  $SS$  limitation in MOSFETs. Thus offering a performance advantage over MOSFETs for ultra-low  $V_{DD}$ . In this thesis, TFET which have surface Ge-rich SiGe nanowire as a channel has been demonstrated. Before the demonstration, validation was first performed using technology computer aided design (TCAD) simulation. Based on the simulation results of the TFET, a real device is fabricated. There are improvements in terms of on-current and  $SS$  comparing with control groups (constant Ge concentration SiGe TFET and Si TFET) fabricated by the same process flow except for the channel formation step. In order to obtain the concentration-graded SiGe channel, Ge condensation method which is a kind of oxidation is adopted. The rectangular shape of the channel becomes a rounded nanowire through the Ge condensation process. The TFET with the concentration-graded SiGe channel can improve drive current due to a smaller band gap at the Ge-condensed surface of the channel compared to Si or non-condensed SiGe channel TFET.

**keywords:** band to band tunneling, tunnel field-effect transistor, TFET, SiGe channel, Ge condensation, low-power device, subthreshold swing, current drivability

**student number:** 2013-20859

# Contents

<b>Abstract</b>	<b>i</b>
<b>Contents</b>	<b>iii</b>
<b>List of Tables</b>	<b>v</b>
<b>List of Figures</b>	<b>vi</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Power Issues on CMOS Technologies . . . . .	1
1.2 Tunnel Field Effect Transistors and Requirements . . . . .	6
1.3 Issues for TFETs . . . . .	7
1.4 Scope of Thesis . . . . .	12
<b>2 Ge Condensed SiGe Channel TFET</b>	<b>15</b>
2.1 Extraction model parameters for simulation . . . . .	15

2.2	Features of Ge Condensed SiGe Channel TFET . . . . .	20
2.3	Design Verification with TCAD Simulation . . . . .	20
<b>3</b>	<b>Device Fabrication</b>	<b>28</b>
3.1	Whole Process Procedure . . . . .	28
3.2	Key Processes . . . . .	33
3.2.1	Ge Condensation . . . . .	33
3.2.2	Channel Formation . . . . .	37
3.2.3	Formation of Asymmetric Source/Drain Junction Depth . . . . .	41
3.2.4	Metal Gate Process . . . . .	45
<b>4</b>	<b>Device characteristics</b>	<b>51</b>
4.1	Optimization of Gate Dielectric . . . . .	51
4.2	DC Characteristics . . . . .	55
4.3	AC Characteristics . . . . .	59
<b>5</b>	<b>Conclusion</b>	<b>70</b>
	<b>Abstract (In Korean)</b>	<b>82</b>

# List of Tables

2.1	Calibrated Kane's parameters for Si . . . . .	19
2.2	Calibrated Kane's parameters for SiGe . . . . .	19
2.3	The physical parameters of the TFETs used for the simulations . . . . .	27
3.1	Ion implantation conditions to create asymmetric source and drain profiles . . . . .	43
3.2	Etch selectivity of Si to SiO <sub>2</sub> . . . . .	46
3.3	Etch selectivity of Si <sub>3</sub> N <sub>4</sub> to SiO <sub>2</sub> . . . . .	46
4.1	The physical parameters of the TFETs used for the inverter simulations	68



# List of Figures

1.1	Power consumption trends and future forecasts. . . . .	2
1.2	Transfer characteristics of MOSFET showing an exponential increase in $I_{OFF}$ . . . . .	4
1.3	Scaling of CMOS (a) supply voltage and threshold voltage and (b) subthreshold delay behavior. . . . .	5
1.4	(a) Schematic cross-sectional view and its energy band diagram when on state (a) MOSFET and (b) TFET. . . . .	7
1.5	Switching properties of Ideal switch, MOSFET and TFET. . . . .	8
1.6	Transfer characteristics of fabricated p-type TFET device with ambipolar current. . . . .	10
1.7	(a) SiGe epitaxial growth result on Si substrate and its (b) magnified image inside red dotted line. Threading dislocation lines found at the channel surface of SiGe due to different lattice constants with Si. . . . .	13
2.1	Cross-sectional views of fabricated and simulated (a) Si TFET and (b) SiGe TFET [26]. . . . .	17
2.2	Calibrated transfer characteristics from simulation and measurement results for (a) Si and (b) SiGe TFETs. . . . .	18



2.3	(a) Schematic diagrams of proposed surface Ge rich SiGe channel TFET, and (b) HR cross-sectional TEM images in perpendicular to channel directions. . . . .	21
2.4	Simulated TFET structures. (a) surface Ge-rich SiGe TFET, (b) constant Ge concentration SiGe TFET, and (c) Si TFET. (The structure is drawn in 2D, and then rotated around the bottom of the Si substrate to form a nanowire structure. . . . .	23
2.5	Ge contents utilized in simulation. . . . .	24
2.6	Energy band diagrams of pTFEs at turn on state ( $V_{GS}$ and $V_{DS} = -1$ V). . . . .	25
2.7	Energy band diagrams of nTFETs at turn on state ( $V_{GS}$ and $V_{DS} = +1$ V). . . . .	25
2.8	Comparison of simulated transfer characteristics of nTFETs $V_{DS} = 1$ V. . . . .	26
2.9	Comparison of electron band to band generation rate at turn on state ( $V_{GS}$ and $V_{DS} = -1$ V). . . . .	26
2.10	2D contour of electron band to band generation rate with turn on state at the channel surface ( $V_{GS}$ and $V_{DS} = -1$ V). . . . .	27
3.1	Process sequence in this work. . . . .	29
3.2	(a)~(i) Fabrication flow of the proposed tunnel FET. The first control group ( $Si_{0.80}Ge_{0.2}$ TFET) does not perform step (d) and the second control group (Si TFET) does not perform step (c), (d). . . . .	32
3.3	Unit experiment flow to verify condensation effect (a) without condensation and (b) with condensation. . . . .	34
3.4	(a) Position of the device used to measure EDS. EDS profiles of (b) SiGe with constant Ge content and (c) surface Ge-rich SiGe. . . . .	35
3.5	(a) TEM of fabricated device, EDS measured along line A-A'. (b)Ge	

concentration of the SiGe channel measured by EDS. . . . .	36
3.6 Process sequences for active formation. . . . .	38
3.7 (a) Active Si (90 nm width and 70 nm height) before first oxidation process. (b) Shape of active Si after oxidation and (c) Oxide thickness with various temperatures and times.(d) scanning electron microscope (SEM) image from rounding oxidation. . . . .	40
3.8 Ion implantation sequence to Create asymmetric source and drain dopant Profiles. . . . .	42
3.9 Energy band changes due to heat applied to the drain. . . . .	43
3.10 Barrier width extracted in off state according to various temperatures.	44
3.11 Comparison of band to band generation rate at turn off state. . . . .	44
3.12 (a) Schematic diagram after CMP when using poly-Si as dummy gate (b) TEM image of CMP result. . . . .	47
3.13 (a) Channel material loss during Si <sub>3</sub> N <sub>4</sub> etch (b) Results of a HKMG process followed by (a). . . . .	48
3.14 (a) Forming and removing dummy gate using poly-Si and Si <sub>3</sub> N <sub>4</sub> as dual hard masks. (b) Results of a HKMG process followed by (a). . .	50
4.1 Fabricated MOS structure. . . . .	52
4.2 (a) Capacitance-Voltage (C-V) curves with various frequencies, and (b) with real capacitance values extracted by two-frequency method before & after PMA. . . . .	53
4.3 (a) Comparison of hysteresis C-V curves. (b) Interfacial trap state density as a function of trap energy. . . . .	54
4.4 Transfer characteristics of (a) n-type and (b) p-type proposed tunnel FET . . . . .	57

4.5	Comparison of transfer characteristics between experimental group and control groups when $ V_{DS}  = 1V$ . . . . .	58
4.6	$SS$ vs. drain current curve for surface Ge-rich SiGe TFET. . . . .	59
4.7	Voltage transfer curves of fabricated (a) MOSFET inverter and (b) hybrid inverter. . . . .	61
4.8	Voltage gain of fabricated (a) MOSFET inverter and (b) hybrid inverter.	62
4.9	Transfer characteristics of nTFETs and pTFETs used in inverter operation. . . . .	63
4.10	(a) Transient characteristics of nTFETs and pTFETs used in inverter operation, and (b) delay time. . . . .	64
4.11	The result SEM image of the fabricated SiGe channel TFET with raised Si drain [16]. . . . .	66
4.12	Structure used in the simulation for comparison (a) planar with gradual doped drain, (b) raised Si drain. . . . .	67
4.13	Transfer characteristics of nTFETs and pTFETs used in inverter operation. . . . .	68
4.14	(a) Transient characteristics of nTFETs and pTFETs used in inverter operation, and (b) delay time. . . . .	69

# **Chapter 1**

## **Introduction**

### **1.1 Power Issues on CMOS Technologies**

Semiconductor industries based on metal-oxide-semiconductor field-effect transistor (MOSFET) has been developed with Moore's Law. Moore's Law is a theory that the number of transistors in a dense integrated circuit (IC) doubles approximately every two years and it brings more features on chips and provides speed boosts. Thus, for decades, IC has been added to more transistors while reducing the size and cost of a chip. In recent years, the cause of the limitations of lithography technology shrink trend has not kept pace with Moore's law, but has continued to scale down using double patterning (or quadruple patterning) technology and extreme ultra-violet (EUV) lithography. It helps make smartphones, tablets, and desktop computers faster and




Figure 1.1: Power consumption trends and future forecasts.

more power-efficient. With the rise of mobile devices and the limitations of increased battery capacity, reducing power consumption has become a hot topic [1]-[4]. The following equation defines overall power consumption as the sum of dynamic and static power:

$$P = ACV_{DD}^2f + V_{DD}I_{OFF} \quad (1.1)$$

where  $A$  is the fraction of gates actively switching and  $C$  is the total capacitance load. The first term is the dynamic power lost from charging and discharging the load capacitors. The second term means the static power lost due to leakage current. As shown in Fig 1.1, as times evolve, power consumption is increasing every year. The distinctive

point is that in the past, dynamic power accounted for the majority of the total power consumption, whereas in recent years, the share of static power consumption has become equivalent to the dynamic power consumption. In the days of dynamic power consumption, it has been possible to reduce power consumption only by reducing the operating voltage ( $V_{DD}$ ). However, as shown in eq. 1.1, static power consumption is not correlated with  $V_{DD}$  and is greatly affected by the leakage current ( $I_{OFF}$ ) of the device itself. Most static leakages come from short-channel effects (SCEs) in MOSFETs such as threshold voltage ( $V_{TH}$ ) roll-off, drain induced barrier lowering (DIBL), and punch-through, etc. To overcome this SCEs, the structure of the gate has been developed to surround the channel for effectively transfer gate potential to the channel [5]. However, this cannot be a fundamental solution beyond the basic limits of MOSFETs, which can not have a subthreshold swing ( $SS$ ) of less than 60 mV/decade [6]. Given the constraints of  $SS$ , there are two options for reducing operating voltage. The first way is just shift the graph in Fig. 1.2 to the left. Since  $V_{DD}$  can be kept low while maintaining the overdrive voltage ( $V_{DD}-V_{TH}$ ), there is no loss in terms of on current, but as shown in Fig. 1.2, off current is exponentially increased.  $I_{OFF}$  is proportional to  $\exp(-qV_{TH}/mk_B T)$ . The second way is lower  $V_{DD}$  only (without horizontal movement of the graph) while maintaining the off-state current. If the overdrive voltage is not secured enough, the device's drive current will be low, and low current will hinder AC

performance. This is confirmed by the increased gate delay as shown in Fig. 1.3 [8]. For each reason, neither option can be the correct way. Thus, in order to achieve high  $I_{ON}/I_{OFF}$  in a device with lower  $V_{DD}$ , it needs a new mechanism device, unlike MOS-FET that operates by thermal carrier injection over the source-side potential barrier. Recently, various devices have been proposed, one of which is the tunnel field-effect transistor (TFET) as an alternative to low operating power devices [9]-[11].




Figure 1.2: Transfer characteristics of MOSFET showing an exponential increase in  $I_{OFF}$ .




Figure 1.3: Scaling of CMOS (a) supply voltage and threshold voltage and (b) sub-threshold delay behavior.



## 1.2 Tunnel Field Effect Transistors and Requirements

In the previous section, the dilemma that couldn't solve the power consumption problem with the MOSFET, which has a fundamental limit that cannot have  $SS$  below  $60 \text{ mV / dec}$  is discussed. As can be seen in Fig. 1.4 (a), carriers that make up the MOSFET current is affected by temperature because it passes over the gate barrier through thermionic emission method in the source carrier. As shown in Fig. 1.4 (b), the TFET has a structure similar to the MOSFET, but has a structure in which the doping type of the source and the drain is reversed. As a result, the shape of the energy bands different from the energyband of MOSFET, and the method of injecting carriers from the source to the channel follows a completely different mechanism. The carrier injection mechanism in TFETs relies on band-to-band tunneling (BTBT) and this mechanism is known to be independent of temperature. Also, at small gate voltages ( $V_{GS}$ ), the Fermi-tail part is cut from participating in the current drive, resulting in a small off current and ( $SS$ ) [12],[13]. For these reasons, TFET has been regarded as promising energy-efficient switching devices because they can achieve ( $SS$ ) below  $60 \text{ mV/decade}$ , which is the limit of conventional metal-oxide-semiconductor FETs (MOSFETs) at the room temperature. As you can see in Fig. 1.5, there is a possibility of getting closer to an ideal switch. As the transistor gets closer to the ideal switch, it allows  $V_{DD}-V_{TH}$  to be scaled down aggressively while maintaining high  $I_{ON}$ . When demanding high per-

formance while minimizing power consumption, the performance is better than using CMOS with MOSFET [14].




Figure 1.4: (a) Schematic cross-sectional view and its energy band diagram when on state (a) MOSFET and (b) TFET.

### 1.3 Issues for TFETs

Although TFETs have the advantage of being able to switch on and off quickly with low off-current and low  $SS$  values, despite extensive research, they have not completely replaced the MOSFET. One common problem with experimentally verified




Figure 1.5: Switching properties of Ideal switch, MOSFET and TFET.

TFETs is low drive current. Additionally, there is the possibility of unintended tunneling currents, called ambipolar current, generating between the drain and the channel, not between the source and the channel. In this case, there exists a possibility that the electric current which flows in reverse in the off state will become large again. In order to solve these problems and approach the ideal switch beyond the MOSFET, the TFET requires the following efforts.

- 1) Channel wrapping gate structure and low EOT
- 2) Reducing ambipolar current
- 3) Narrow bandgap materials

First, the structural evolution of CMOS using MOSFETs is also required in CMOS using TFETs, and in TFETs, it is important to have a structure surrounding the channel, such as a finFET or gate all-round structure, in order to increase the channel influence of the gate. There is a need for gate dielectric materials with low EOT for the same purpose. If a small gate voltage can move energy bands widely, the energy barrier seen from the source becomes thinner, increasing the probability that the carriers will tunnel through. Improving the ability to control many gate-side bands even with small voltage changes is the key to making TFET. The second factor to solve is the ambipolar current. As mentioned earlier, this is an unintended tunneling current flowing between the drain and the channel, which causes the transistor to turn on without turning off in the off state, as shown in Fig. 1.6. It is possible to reduce the ambipolar current by placing an underlap region between the channel and the drain or by making the gradual doping between the drain and the channel [15], [16].

Since the TFET utilizes band to band tunneling, the current increases as the width of the tunnel barrier seen by the carrier become shorter. In addition to structurally increasing the effect of the gate on the channel, changing the material can also help. It has been reported that tunneling rate of carriers from source to channel is inversely proportional to the band gap of channel materials [17]. Therefore, materials having a small band gap are preferred to increase the current of TFET. In recent years, extensive




Figure 1.6: Transfer characteristics of fabricated p-type TFET device with ambipolar current.


research has been conducted to improve on-current. Various materials have been studied to reduce the width and height of tunnel barriers [18]-[20]. Generally, Si-TFETs exhibit low on-current due to large band gap. In order to overcome large tunneling barrier, SiGe, which has a smaller band gap than that of Si, is a good alternative. In addition, SiGe is complementary MOS (CMOS) compatible because it is a group IV material [21]. When stacking other materials on the silicon substrate to serve as channel material, the lattice constant must be considered. Ge or SiGe, which have a smaller band gap than Si, are also preferred because they can increase the operating current. But, there is a trade-off especially in terms of process capability due to the crystal lattice mismatch with the Si substrate which increases the defect concentration on the channel surface. Figure 1.7 (a) and (b) show dislocation lines starting from interface between Si substrate and SiGe channel. These lines act as trap sites on the surface and degrade the mobility of carriers when current flows through the SiGe channel. To reduce the threading dislocation density caused by the lattice mismatch, some studies have been conducted to form a trap-less channel with thick lattice matched-buffer layer [22, 23]. However, there are two problems with the thick buffer layer. First, in terms of the fabrication of a transistor, additional works are required to block the leakage path to the buffer layer. For example, it needs additional blanket stacks (SiGe/Ge/SiGe) to match the lattice constant with virtual substrate [24], which is not suitable for modern

CMOS which requires a thin body. Also, the thick body requires additional ground-plane doping to suppress body leakage. When a TFET is fabricated, it is necessary to reduce the body leakage in the subthreshold region to obtain a low subthreshold swing ( $SS$ ) [25]. Second, when the thicker crystal layer is grown, the cost increases in proportion to the thickness.

## **1.4 Scope of Thesis**

The purpose of this dissertation is to improve the performance of the TFETs, and the main targets are improved current and low  $SS$  values. In order to ensure the suitability of the simulation, extracting the appropriate model parameters is preceded, and then, the performance of the TFETs made with the proposed structure is predicted. Then the proposed TFETs have been verified with measured results. Chapter 2 shows the device to be fabricated. Before verifying this, the task of determining the suitability by simulation is preceded. In order to increase the accuracy to predict device performance of the simulation tool, the process of extracting the parameters to be used for the BTBT model from the reference device is performed first. After that, the features of the proposed structure and the simulation results are shown. The structure of the device to overcome the problems presented in the section 'Issue for TFET' is presented and shows the process of verification by simulation. In Chapter 3, an introduction to the

(a)



(b)




Figure 1.7: (a) SiGe epitaxial growth result on Si substrate and its (b) magnified image inside red dotted line. Threading dislocation lines found at the channel surface of SiGe due to different lattice constants with Si.



process of making a device is presented. There are an introduction and description of the entire process, and the key processes, such as Ge condensation technology, nano-wire formation, asymmetric source and drain formation, and metal gate processes, are discussed in more detail in the subsection. There will be a comparison of the electrical performance of the proposed and control devices in chapter 4. The operation of the hybrid inverter with the proposed device and MOSFET also be confirmed. Finally, works will be concluded with a summary and suggestions for future work.

## **Chapter 2**

### **Ge Condensed SiGe Channel TFET**

#### **2.1 Extraction model parameters for simulation**

Before introducing the device to be proposed, the model and parameter used in the simulation tool should be verified. The fitting measured and simulated data of the device, which was manufactured for the previous study[26], is performed first. The structure of the device fabricated before is shown in the Fig. 2.1. All the fabricated TFETs have the planar structure. The control group, Fig. 2.1 (a), of Si TFET is fabricated on a (100) p-type silicon-on-insulator (SOI) wafer with 100 nm thick Si on top of 375 nm buried oxide. The experimental group, Fig. 2.1 (b), of SiGe TFET is also fabricated on the same type of wafer with 60-nm-thick Si. By using Epsilon 2000, SiGe with Ge content of 30% and a thickness of 40 nm is epitaxially-grown. Then, to reduce defects at the

interface between the gate stack and SiGe channel, the Si capping layer is grown on the SiGe channel. the total thickness of channel materials is about 100 nm. The gate stack consists of 200 nm polycrystalline-silicon layer and 3-nm-thick SiO<sub>2</sub>. After gate patterning, asymmetric doping is performed to make TFET. After measuring the transfer characteristics of the fabricated devices, the tunneling model is firstly calibrated to experimental data for the fabricated planar Si and SiGe TFETs. Then, TCAD simulations are performed. It is especially suitable for accurate tunneling current calculation because it automatically defines the tunneling path and the mesh on the basis of the valence band gradient [27]-[29]. Also, it completely gets rid of the uncertainty of the current calculations due to the inappropriate assumption of the tunneling direction. In the simulations, Fermi statistics is assumed, the gate leakage current is ignored, and the bandgap narrowing model is applied since source and drain region are doped heavily. Additionally, Shockley-Read-Hall (SRH) recombination with electric field (e-field) dependence, nonlocal BTBT, and drift-diffusion carrier transport models are used.

Figures 2.2 show the comparisons between measured and simulated transfer characteristics. All the transfer characteristics are extracted at  $V_{DS}$  of 0.1 V in n-type Si and SiGe TFETs. In the simulations, to calculate the BTBT generation rate ( $G$ ) per unit volume in the uniform electric field, Kane's model is used and fitted parameters are as follows (Eq. (2.1)).





Figure 2.1: Cross-sectional views of fabricated and simulated (a) Si TFET and (b) SiGe TFET [26].

(a)



(b)




Figure 2.2: Calibrated transfer characteristics from simulation and measurement results for (a) Si and (b) SiGe TFETs.

$$G = A\left(\frac{F}{F_0}\right)^P \exp\left(-\frac{B}{F}\right) \quad (2.1)$$

where  $F_0 = 1$  V/m,  $P = 2.5$  for indirect BTBT. Prefactor  $A$  and exponential factor  $B$  are the Kane parameters and  $F$  is the electric field. Both linear and log scale simulated transfer characteristics are well matched to experimental data when using parameter values in the table 2.1 and table 2.2. In all subsequent simulations, these parameters are used for accurate analysis.

Table 2.1: Calibrated Kane's parameters for Si

Parameter	Si	Unit
A	$4 \times 10^{14}$	$\text{cm}^{-1}\text{s}^{-1}$
B	$9 \times 10^6$	V/cm

Table 2.2: Calibrated Kane's parameters for SiGe

Parameter	SiGe	Unit
A	$3 \times 10^{16}$	$\text{cm}^{-1}\text{s}^{-1}$
B	$7 \times 10^5$	V/cm

## 2.2 Features of Ge Condensed SiGe Channel TFET

The structure of the proposed device is shown in Fig. 2.3 (a). The cross-section of the channel after two-step oxidations (rounding oxidation Ge condensation) is shown in Fig. 2.3 (b). The core part (bright part in the figure) is pure Si, but it can be seen that the portion surrounding the core (dark part of the figure) is SiGe and the Ge content increases to 45% with increasing distance from the core. The control devices utilize a channel with a constant Ge content and a channel consisting only of Si, not a shell on the core structure.

## 2.3 Design Verification with TCAD Simulation

In order to confirm the electrical performance of the surface Ge-rich TFET and the controls (constant Ge content  $\text{Si}_{0.8}\text{Ge}_{0.2}$  TFET and Si TFET), the TCAD simulation is performed using Synopsys Sentaurus. Figures 2.4 (a)-(c) show the two-dimensional (2D) cross-sectional structures of the simulated TFETs. The content of Ge used in the simulation for each group is shown in Fig. 2.5 (It will be described later, the Ge content used in the simulations is based on unit experiment results). The physical parameters of the TFETs used for the simulations are shown in table 2.3. The cylindrical model is applied to simulate the structure in which the gate surrounds the channel. Figure 2.7 and its inset show the energy band diagrams and Fig. 2.7 depicts BTBT





Figure 2.3: (a) Schematic diagrams of proposed surface Ge rich SiGe channel TFET, and (b) HR cross-sectional TEM images in perpendicular to channel directions.



generation rates when the device is turned on [ $V_{GS} = -1$  V, drain voltage ( $V_{DS}$ ) = -1 V], respectively. The tunnel barrier width ( $W_T$ ) seen by the carrier on the source side of the experimental group is reduced compared to the control groups. This is because the bandgap of the material becomes smaller as the content of Ge increases. As  $W_T$  decreases, the probability that the carrier goes through from the source to the channel exponentially increases [7], so that the drive current can be expected to increase. Actually, the amount of electrons generated in the same structure on the simulation is  $4.27 \times 10^{30}$  cm<sup>-3</sup>/s, which is larger than  $6.71 \times 10^{29}$  cm<sup>-3</sup>/s and  $1.63 \times 10^{29}$  cm<sup>-3</sup>/s of the control groups. The DC characteristics of the proposed TFET are compared to those of the SiGe-channel TFET without Ge condensation and the Si-channel TFET. Figure 2.8 demonstrates that the proposed TFET has enhanced  $I_{on}$  and steeper SS although there is a small amount of  $I_{OFF}$  increase. In the case of TFETs which has a fatal disadvantage of low driving current, the small increase of  $I_{OFF}$  is acceptable if the driving current and SS can be enhanced at the same time because  $I_{OFF}$  can be reduced by adjusting the gradual drain doping. The enhanced  $I_{on}$  and steeper SS result from the reduction of bandgap with the help of Ge condensation since the tunneling is predominantly generated near the channel surface in TFETs. Figures 2.10 (a)–(c) show that the number of the generated tunneling carriers increases as the Ge concentration near the channel becomes higher.




Figure 2.4: Simulated TFET structures. (a) surface Ge-rich SiGe TFET, (b) constant Ge concentration SiGe TFET, and (c) Si TFET. (The structure is drawn in 2D, and then rotated around the bottom of the Si substrate to form a nanowire structure.)




Figure 2.5: Ge contents utilized in simulation.




Figure 2.6: Energy band diagrams of pTFETs at turn on state ( $V_{GS}$  and  $V_{DS} = -1$  V).




Figure 2.7: Energy band diagrams of nTFETs at turn on state ( $V_{GS}$  and  $V_{DS} = +1$  V).




Figure 2.8: Comparison of simulated transfer characteristics of nTFETs  $V_{DS} = 1$  V.




Figure 2.9: Comparison of electron band to band generation rate at turn on state ( $V_{GS}$  and  $V_{DS} = -1$  V).




Figure 2.10: 2D contour of electron band to band generation rate with turn on state at the channel surface ( $V_{GS}$  and  $V_{DS} = -1$  V).

Table 2.3: The physical parameters of the TFETs used for the simulations

Parameter	Value
$L_{gate}$	100 nm
EOT	1.7 nm
$T_{SiGe}$	30 nm
$T_{Si}$	10 nm
$N_{Source}$	$1 \times 10^{20} \text{ cm}^{-3}$
$N_{Drain}$	$1 \times 10^{19} \text{ cm}^{-3}$
$N_{Body}$	$1 \times 10^{16} \text{ cm}^{-3}$

## **Chapter 3**

### **Device Fabrication**

In this chapter, process flows are firstly explained for device fabrication. Also, the key unit process among process flows describes in detail. Next, the electrical characteristics of fabricated devices are investigated with control groups.

#### **3.1 Whole Process Procedure**

The actual experiments are performed in the order shown in Fig. 3.1, and unit tests are conducted for some important steps such as active formation step and Ge condensation step. The process of forming the active channel at the front-end of the line (FEOL) is very important. The experiment is divided into one experimental group and two control groups (total of three groups), and then the middle-end of the line (MEOL) and back-end of the line (BEOL) steps follow the same flow. Diagrams containing the





Figure 3.1: Process sequence in this work.


whole process flow are shown in Fig 3.2. After showing the overall flow, key processes will be covered further in the subsection. First, devices are fabricated on the full 6 in sized Si-on-insulator (SOI) substrate. Si dioxide ( $\text{SiO}_2$ ) used as a buried oxide layer has 375 nm thickness while silicon as a substrate is 60 nm thickness (Fig. 3.2 a). Combine lithography and etching to form a frame part that will become a core of active channel (Fig. 3.2 b). The Si TFET, which will be used as a control, is stopped at this stage, and the other two groups cover an additional 30 nm of SiGe with 20% Ge content. (Fig. 3.2 c). After that, Ge condensation is applied to the experimental group to increase the surface Ge content (Fig. 3.2 d). After processes that follow are the same for all three groups and forming a dummy gate process (photolithography & etch)




is followed. The dummy gate material is used by sequentially deposited poly-Si and Silicon-nitride (SiN), (Fig. 3.2 e), Then ion implantation is performed on the source and drain. In the case of TFETs, n- and p-type TFETs have different doping types, and in this experiment, drain doping concentration is set lower than the source concentration, so the ion implantation process is performed a total of four times. In detail, annealing is performed immediately after the drain implant and source formation (ion implantation & annealing) is performed later (The related content will be covered in detail in a subsequent subsection) (Fig. 3.2 f). Inter-layer dielectric (ILD) is deposited (Fig. 3.2 g), followed by chemical-mechanical polishing (CMP) (Fig. 3.2 h). After the CMP process, SiN wet etch and poly-Si dry etch are applied to the dummy gate material to reveal the channel material (Fig. 3.2 i). The SiO<sub>2</sub> formed during the Ge condensation, which has been previously performed, has a high selectivity to poly-Si etch, thus resisting dry etch. Finally, the SiGe is exposed when the SiO<sub>2</sub> is removed by dilute hydrofluoric acid (dHF). The process is completed by working with high- $\kappa$  metal-gate (HKMG) formation and wiring the contact pad. (Fig. 3.2 j ~ l).




(a) Start from SOI




(b) Active litho. & etch




(c) SiGe epi. growth



(d) Ge condensation



(e) Dummy gate formation



(f) S/D implantation




Figure 3.2: (a)~(i) Fabrication flow of the proposed tunnel FET. The first control group ( $\text{Si}_{0.80}\text{Ge}_{0.2}$  TFET) does not perform step (d) and the second control group (Si TFET) does not perform step (c), (d).


## **3.2 Key Processes**

### **3.2.1 Ge Condensation**

Simulation results showed that using Ge-rich SiGe channels to improve the performance of the TFET gave better results in terms of on-current and swing than using Si or SiGe channels with low Ge content. It has been also confirmed in 1.7 that it is impossible to directly grow SiGe channels having a high content of Ge. The solution can be to epitaxially SiGe with low Ge content so that dislocation does not occur due to the lattice constant difference, and increase the Ge content near the surface through subsequent heat treatment. For this purpose, a unit process experiment is conducted and the flow is shown in Fig. 3.3. On the basis of the results of this unit experiment, the same Energy-dispersive x-ray spectroscopy (EDS) is confirmed in the actual fabricated device, and as a result, the Ge content of the surface is increased as expected (Fig. 3.5).

(a)

**Without Ge condensation**



(b)

**With Ge condensation**




Figure 3.3: Unit experiment flow to verify condensation effect (a) without condensation and (b) with condensation.




Figure 3.4: (a) Position of the device used to measure EDS. EDS profiles of (b) SiGe with constant Ge content and (c) surface Ge-rich SiGe.





Figure 3.5: (a) TEM of fabricated device, EDS measured along line A-A'. (b) Ge concentration of the SiGe channel measured by EDS.

### 3.2.2 Channel Formation

Earlier Fig. 3.2 (b) process is simply described as 'photolithography etching', but in fact, this process has been done through some complicated procedures, as can be seen in Fig. 3.6. A two-step oxidation method is used to make a nanowire with graded Ge concentration. After the active region with the narrow fin is formed by electron beam lithography [Fig. 3.6 (a)], a first oxidation is performed to round the channel [Fig. 3.6 (b)]. The edges of a rectangular channel are rounded because the oxidation speed of the edges is faster than a flat surface. Si atoms in the corner are more prone to encounter oxygen molecules, so the oxidation speed is faster at the corner. The temperature and time of the first oxidation process should be appropriately selected. Otherwise, the rounded shape may not be formed or the Si may be exhausted during the oxidation. Before the actual experiment, process simulations are preceded, it is confirmed that round channels are formed with the appropriate temperature and time oxidization as shown in Fig. 3.7. Figure 3.7 (a) is Si with a width and height of 90 and 70 nm on the SOI substrate before the first oxidation. As can be seen in Figures 3.7 (b) and (c), the thickness of SiO<sub>2</sub> film is most affected by temperature and time. By adjusting both conditions well, it is possible to form a rounded-channel. After the first oxidation, the oxide layer which is formed by the first oxidation process is removed [Fig. 3.6 (c)]. Then, the epitaxial growth of 30-nm thick SiGe layer with 20% Ge concentration



is carried out [Fig. 3.6 (d)]. The second oxidation process, called Ge condensation, is conducted [Fig. 3.6 (e)] (Verification of Ge condensation has been completed in the previous section.) Here, the temperature at which the oxidation rate of Si is higher than that of Ge should be selected. When the Si atoms in the SiGe are selectively oxidized, in reduced volume, the amount of Ge atom is preserved, leaving SiGe with increased Ge content. This Ge condensation is experimentally proved by 30 min. oxidation under an oxygen atmosphere at 950 °C.






Figure 3.6: Process sequences for active formation.


(a)



(b)



(c)



(d)




Figure 3.7: (a) Active Si (90 nm width and 70 nm height) before first oxidation process. (b) Shape of active Si after oxidation and (c) Oxide thickness with various temperatures and times.(d) scanning electron microscope (SEM) image from rounding oxidation.

### 3.2.3 Formation of Asymmetric Source/Drain Junction Depth

According to the band-to-band tunneling theory, the current of TFETs is proportional to  $(1/W_T)\exp(-W_T)$ . The TFET must have a small tunnel barrier width to turn it on quickly and increase the amount of current. Conversely, in order to reduce the ambipolar flow from the drain side to the channel in the off state, the tunnel barrier width viewed from the drain should be large. In other words, it is recommended that the source and drain have an asymmetric junction depth. A typical method used to form asymmetric junctions is to give an asymmetric underlap [15]. There are several ways to give an underlap, offsetting the position of photoresist during photolithography; Utilizing asymmetric spacers [31]; using raised-drain [16]. In this study, rather than giving the physical underlap, the process is designed so that the amount of annealing applied to the drain is greater than that applied annealing to the source, resulting in an asymmetric profile. In the conventional case, the annealing is completed once after the source and drain implantation. However, the proposed method anneals after the drain implantation and then anneals again after the source implantation. This increases the amount of heat applied only to the drain and increases the width of the tunnel barrier ( $W_T$ ) that exists between the channel and the drain. In this regard, five cases of process simulation are performed to adjust the amount of heat applied to the drain side and apply the same heat to the source. The doping profile is transferred to the TCAD

simulation tool and the tunnel barrier appeared on the energy band in the off state (Fig. 3.9). In addition, the number of carriers generated by band-to-band tunneling between the drain and the channel is also confirmed (Fig. 3.11). Simulations are designed to apply more heat to the drain from case 1 to case 4. The doping sequence follows 3.8 and each annealing condition is listed in the table 3.1. In each case from 1 to 4, barrier widths when the carrier under the channel conduction band looked at the state above the valence band on the drain side are extracted in Fig 3.10. And simulations confirm that the number of carriers produced gradually decreases when the device at the ambipolar state.




Figure 3.8: Ion implantation sequence to Create asymmetric source and drain dopant Profiles.

Table 3.1: Ion implantation conditions to create asymmetric source and drain profiles

Case	1 <sup>st</sup> ion implantation (dose : $5 \times 10^{14} \text{ cm}^{-2}$ )	2 <sup>nd</sup> ion implantation (dose : $1 \times 10^{15} \text{ cm}^{-2}$ )
Case1	-	950 °C 10sec
Case2	950 °C 40sec	950 °C 10sec
Case3	1000 °C 40sec	950 °C 10sec
Case4	1050 °C 40sec	950 °C 10sec




Figure 3.9: Energy band changes due to heat applied to the drain.



Figure 3.10: Barrier width extracted in off state according to various temperatures.




Figure 3.11: Comparison of band to band generation rate at turn off state.

### 3.2.4 Metal Gate Process

The fabrication of the device required the optimization of the metal gate process. Material options that can be used as dummy gates are poly-Si or silicon-nitride ( $\text{Si}_3\text{N}_4$ ). Selecting only one of the two materials simplifies the manufacturing process so that a dummy gate is first formed with each material.

#### Dummy gate: poly-Si

The advantage of using poly-Si as a dummy gate is that it has a good etch selectivity with the underlying buffer oxide. As shown in the table 3.2, the selectivity of Si and  $\text{SiO}_2$  is reported to be about 139.5: 1 in the equipment used in this study [32]. Thus, when patterning and removing dummy gates, the process can be continued without damaging the channel layer, due to its superior selectivity. However, CMP runs without a stop layer such as  $\text{Si}_3\text{N}_4$ , so there is a problem with uniformity [30]. The test showed that when using a single poly-Si as a dummy gate, there is no stopper, so the CMP time could not be taken long and some  $\text{SiO}_2$  had to be left over the dummy gate. The problem is confirmed by the nano-spectroscopy that the length of the A portion shown in the figure 3.12 (a) shows a large variation from 1700 to 2100 Å. As can be seen in 3.12, The dummy gate is not exposed even after performing CMP, but is covered with an oxide film, thereby increasing the process of performing photolithography and



etching.

Table 3.2: Etch selectivity of Si to SiO<sub>2</sub>

	T	C	B	L	R	Average
Etched Si [Å]	3690	3530	3810	3490	3790	3662
Etched SiO <sub>2</sub> [Å]	25	23	29	25	30	26
Selectivity of Si to SiO <sub>2</sub>	146.4	150.9	131.4	140.7	128.0	139.5

Table 3.3: Etch selectivity of Si<sub>3</sub>N<sub>4</sub> to SiO<sub>2</sub>

	T	C	B	L	R	Average
Etched Si <sub>3</sub> N <sub>4</sub> [Å]	3586	3474	3576	3438	3670	3549
Etched SiO <sub>2</sub> [Å]	2430	2380	2340	2340	2420	2382
Selectivity of Si <sub>3</sub> N <sub>4</sub> to SiO <sub>2</sub>	1.48	1.46	1.53	1.47	1.52	1.49

### Dummy gate: Si<sub>3</sub>N<sub>4</sub>

The second option material that could be selected as the dummy gate material is Si<sub>3</sub>N<sub>4</sub>.

Since the material can be used as a CMP stopper, it is not buried in oxide after CMP and is immediately exposed, so that wet etch can be easily performed without additional

photolithography. However, as can be seen from the table 3.3, the etch selectivity be-




Figure 3.12: (a) Schematic diagram after CMP when using poly-Si as dummy gate (b) TEM image of CMP result.

tween  $\text{Si}_3\text{N}_4$  and  $\text{SiO}_2$  is 1.49:1, Fig. 3.13 (a) Channel material formed under  $\text{SiO}_2$  is not protected by buffer oxide and may be etched away. These parts must be protected because they will be made to be source and drain.





Figure 3.13: (a) Channel material loss during  $\text{Si}_3\text{N}_4$  etch (b) Results of a HKMG process followed by (a).

### **Dummy gate: Si<sub>3</sub>N<sub>4</sub> on poly-Si**

From the experiences of the previous experiments, creating a dummy gate using poly-Si or Si<sub>3</sub>N<sub>4</sub> alone is problematic. Therefore, in this experiment, the dummy gate is composed of Si<sub>3</sub>N<sub>4</sub> and poly-Si for each purpose; upper Si<sub>3</sub>N<sub>4</sub> for CMP stop layer; poly-Si for protection buffer oxide and channel material. The diagrams of constructing a dummy gate with two materials as a dual hardmask is shown in Fig. 3.14 (a). Low-pressure chemical vapor deposition is used to sequentially cover approximately 1500 Å of poly-Si and Si<sub>3</sub>N<sub>4</sub>. After forming a photoresist pattern by photolithography and dry etching the two materials sequentially, CMP is performed until Si<sub>3</sub>N<sub>4</sub> appears on the surface and soaked in a 160 °C phosphoric acid solution (H<sub>3</sub>PO<sub>4</sub>) for 40 minutes to strip the Si<sub>3</sub>N<sub>4</sub>. Finally, dry etching the poly-Si on the surface completes the dummy gate removal process. Since the buffer oxide under the dummy gate has etch-selectivity with poly-Si, it can be over-etched by more than 100%. The SEM results of HKMG are shown in Fig. 3.14 (b). It can be seen that up to the subsequent high- $\kappa$  metal gate is effectively performed without channel partial etching.




Figure 3.14: (a) Forming and removing dummy gate using poly-Si and Si<sub>3</sub>N<sub>4</sub> as dual hard masks. (b) Results of a HKMG process followed by (a).

## Chapter 4

### Device characteristics

#### 4.1 Optimization of Gate Dielectric

In the process of forming high- $\kappa$  metal gate stack (HKMG),  $\text{HfO}_2$  is used as main dielectric material, and  $\text{Al}_2\text{O}_3$  is inserted as an interlayer (IL) to improve interfacial state with SiGe (Fig. 4.1). Additionally, in order to improve the quality of dielectric [i.e., in order to lower the interface trap density ( $D_{IT}$ )], post metallization annealing (PMA) is performed in a gas ambient containing 5% of  $\text{H}_2$  and 95% of  $\text{N}_2$  with high pressure at  $450^\circ\text{C}$  for 30 min. For PMA condition, the preceding study by M. schmidt [33] is adopted.

The effects of PMA on the quality of the high- $\kappa$ /metal gate stacks are examined by capacitance measurements as a function of  $V_{GS}$  in MOS capacitors by using HP4284A





Figure 4.1: Fabricated MOS structure.

precision LCR meter. The capacitance-voltage (C–V) characteristics shown in Fig. 4.2 (a). Capacitance is measured in parallel mode with various frequencies, and real capacitance value (red dot) is extracted by using two-frequency method [34, 35]. The real capacitance graphs extracted by the described method are shown in Figs. 4.2 (b) and (c). The capacitance equivalent thickness (CET) before and after PMA is 1.70 nm and 1.72 nm, respectively. This leads to a slight difference in the potential of the gate applied to the channel, while PMA has a greater benefit in terms of hysteresis and  $D_{IT}$ . As shown in Fig. 4.3 (a), the hysteresis decreases by 160 mV. And,  $D_{IT}$  extracted by conductance method [36, 37] is reduced by about 20% (Fig. 4.3 (b)).

(a)



(b)





Figure 4.2: (a) Capacitance-Voltage (C-V) curves with various frequencies, and (b) with real capacitance values extracted by two-frequency method before & after PMA.



(a)



(b)




Figure 4.3: (a) Comparison of hysteresis C-V curves. (b) Interfacial trap state density as a function of trap energy.

## 4.2 DC Characteristics

Using all the previous unit experiments, the devices are fabricated. Figs. 4.4 are the measurement result according to the  $|V_{DS}|$  of the nTFET and pTFET having the channel with the increased concentration of Ge content at the channel surface. Simulated data when  $|V_{DS}| = 1$  V are also attached, and it can be seen that they are well-matched. Figs. 4.5 shows the comparison of the transfer characteristics of each nTFET and pTFET between experimental group and control groups when  $|V_{DS}|$  are 1 V. As expected in the previous chapter concerning simulation, the higher the Ge content, the better the device's performance. In the case of the experimental group for each nTFET and pTFET, minimum subthreshold swing ( $SS_{min}$ ) of 26, 52 mV/dec are obtained and the on-off ratio are  $1 \times 10^6$ ,  $5.44 \times 10^5$ , whereas those of control SiGe TFET are 87, 66 mV/dec and  $4.5 \times 10^4$ ,  $5.2 \times 10^4$ . The differences are attributed to the narrower  $W_T$  as indicated in Fig. 2.7. Figure 4.6 shows the SS of the surface Ge-rich TFET as a function of drain current ( $I_D$ ). The SS is maintained less than 60 mV/dec from OFF-state to more than three orders. However, in the case of nTFET, when  $V_{DS}$  increases, band to band tunneling near drain is not well suppressed and ambipolar current appears at the off state. In the process of forming source and drain based on the process simulation, more heat is applied to the drain to spread the drain junction, but it is not enough. The drain of the nTFET is formed of arsenic, which has a diffusion constant less than that

of boron. Therefore, if the same heat is applied to both the nTFET and pTFET drain, the junction of the nTFET drain is sharper than the junction of the pTFET drain. To improve the process, heat is first applied after the drain implant of the nTFET so that more heat can spread the arsenic and widen the junction of the nTFET drain during a total of three annealing processes. Although the annealing process is added, the use of rapid thermal annealing (RTA) will not cause significant problems in terms of cost or time.






Figure 4.4: Transfer characteristics of (a) n-type and (b) p-type proposed tunnel FET

(a)



(b)




Figure 4.5: Comparison of transfer characteristics between experimental group and control groups when  $|V_{DS}| = 1\text{V}$ .




Figure 4.6:  $SS$  vs. drain current curve for surface Ge-rich SiGe TFET.

### 4.3 AC Characteristics

Inverters are manufactured by connecting the fabricated devices, and Figs. 4.7 show voltage transfer curves (VTCs). Figure 4.7 (a) shows an inverter composed of MOSFETs made through the same device fabrication process but with only the doped parts adjusted. Two masks are used for the doping of the MOSFETs, and they are designed to co-integrate together when making the TFET. In the case of the nMOSFET, when As is injected into the drain of the pTFET at high capacity, one mask layout is made so that it is also injected into the source and the drain of the nMOSFET. In contrast, for pMOSFETs, the other mask is made to inject high concentrations of boron into the

source of the nTFET and the source and drain of the pMOSFET. Figure 4.7 (b) shows an inverter configured by replacing a pMOSFET with a pTFET (hybrid inverter). In the meantime, the disadvantage of TFET has been pointed out that on current was smaller than MOSFET, so it has been impossible to make a circuit by mixing TFET and MOSFET. However, the current level of surface Ge-rich SiGe TFET is comparable to that of a MOSFET, making it possible to construct a circuit. The voltage gain of the hybrid inverter circuit is 13 at an operation voltage of 1V. This is not a huge difference when compared to 17 of the MOSFET inverter gain. If there is a fine tuning of TFET performance through future work, it can be overcome. Since the ambipolar characteristic of nTFETs is not effectively suppressed, the fabrication of inverters using only TFETs was not completed. In place of the fabrication results, the effect is verified by simulation, and the results are shown in the Figs. 4.3 (a) and (b). Transient response characteristics of the TFETs are investigated using mixed-mode simulation. Input ramp voltage is applied to peak voltage of 1.0 V and rise time of 1 ns. For considering fan-out, a load capacitor of 1 fF is used. As shown in Fig. 4.10 (b), the delay time of the proposed channel structure is about 14 ns, which is an improvement over 91.7 and 35.8 ns of the control groups.





Figure 4.7: Voltage transfer curves of fabricated (a) MOSFET inverter and (b) hybrid inverter.







Figure 4.8: Voltage gain of fabricated (a) MOSFET inverter and (b) hybrid inverter.




Figure 4.9: Transfer characteristics of nTFETs and pTFETs used in inverter operation.

### Comparing with raised-drain structure

In previous work, there was a SiGe TFET with only a raised-drain structure of Si to provide a large bandgap material on the drain side [16]. The result SEM image of the fabricated SiGe channel TFET with raised Si drain is shown in Fig. 4.11. Since the drain-side material is Si having a larger value than that of SiGe, it has an advantage of suppressing ambipolar current. However, there is a disadvantage in that the overlapped area between the gate and the drain becomes large. It is well known that AC characteristics of TFET are closely related with  $C_{GD}$  [38]-[42]]. In this study, additional efforts have been made to make the difference between the source and drain concentrations





Figure 4.10: (a) Transient characteristics of nTFETs and pTFETs used in inverter operation, and (b) delay time.

in the device fabrication. In this case, the process adds a bit more than physically underlap, but it reduces the complexity of the process. Through simulation, the effect is verified. The figures of the device used in the simulation are shown in Figs. 4.12 (a) and (b). Physical parameters are summarized in table 4.1. Except for the region where Si is additionally deposited in the structure of Fig. 4.12 (b), the rest of the parameters are the same. The source-side structure shows that the operating current of the device is almost similar because the two structures are not different (Fig. 4.13). The results of the transient response are summarized in Fig. 4.14 in the same way as in the previous section. Raised drain inevitably has a structure in which there is a lot of overlap between the gate and the drain, and even high- $\kappa$  material is inserted between the gate and the drain. To lower  $C_{GD}$ , materials with low- $\kappa$  must be used, but inverter delays are increasing because the opposite material is used. Using the structure Fig. 4.12 (b) increases the delay by 2 to 2.5 times compared to using the structure Fig. 4.12 (a). Therefore, it can be seen that it is more advantageous to fabricate the device in the proposed method.




Figure 4.11: The result SEM image of the fabricated SiGe channel TFET with raised Si drain [16].




Figure 4.12: Structure used in the simulation for comparison (a) planar with gradual doped drain, (b) raised Si drain.

Table 4.1: The physical parameters of the TFETs used for the inverter simulations

Parameter	Value
$L_{gate}$	100 nm
$H_{gate}$	200 nm
EOT	1.7 nm
$T_{SiGe}$	30 nm
$T_{Si}$	10 nm
$N_{Source}$	$1 \times 10^{20} \text{ cm}^{-3}$
$N_{Drain}$	$1 \times 10^{19} \text{ cm}^{-3}$
$N_{Body}$	$1 \times 10^{16} \text{ cm}^{-3}$




Figure 4.13: Transfer characteristics of nTFETs and pTFETs used in inverter operation.





Figure 4.14: (a) Transient characteristics of nTFETs and pTFETs used in inverter operation, and (b) delay time.



## **Chapter 5**

### **Conclusion**

In this dissertation, Proposals and fabrication of TFETs with increased Si content as the channel have been made. When using SiGe, it is common to use the epitaxial growth of SiGe on a Si substrate rather than using a SiGe substrate for cost reduction. Due to the difference in lattice constant, the immediate growth of SiGe with high Ge content is burdened with dislocations. To realize this, a technique called Ge condensation has been used, and the work of increasing the Ge content near the surface has been performed in order to reduce the dislocation density. The reason why the surface content can be increased without increasing the Ge content of the entire channel is that tunneling current generation in the TFET occurs most directly under the gate (i.e., at the top of the channel).

It has been previously determined that the device could be verified by TCAD sim-

ulation in advance and improved over the control groups in terms of  $SS$  and  $I_{ON}$ . Fabrication process optimization for key processes such as Ge condensation, channel formation, asymmetric source and drain junction formation, and high- $\kappa$  dielectric with metal gate process are preceded to fabricate the device directly. In summary for each, surface Ge-rich SiGe channel which Ge content have about 45% is successfully formed. And, The channel of omega-shaped is formed by oxidation & condensation method. The process flow is introduced to make the drain junction wider than the source junction, resulting in a device with a wider tunnel barrier width on the drain side than the source side. Finally, a process using a metal gate and a post metallization annealing condition is used to allow the gate to have lower interface trap densities with 1.7 nm EOT to improve controllability for the channel. Consequently, the surface Ge-rich SiGe TFET shows remarkable performances in terms of  $SS$  and  $I_{ON}/I_{OFF}$  (minimum 26 mV/dec and  $10^6 I_{ON}/I_{OFF}$ ).

For further performance improvements, In order to suppress the ambipolar current of the nTFET, a more additional annealing process is needed for the implant process. In particular, different annealing conditions will be required for the drains of the nTFET and pTFET. Given that we have optimized the conditions to make each transistor well, there are two major tasks that need to be done. First, establish a process for building a short channel self-aligned structure. This effort is necessarily recommended because

TFETs have a reverse doping type with source and drain. In the case of short channel devices, there is a misalignment factor provided by lithography, which may result in a misalignment of tens or hundreds of nanometers when performing photolithography. Therefore, there is a limit to doping to short channel device using photolithography. Second, in order to further increase the amount of current, it is necessary to make a device having a perfect GAA type structure and a channel stacked structure.

# Bibliography

- [1] International Technology Roadmap for Semiconductors (ITRS),  
[<http://www.itrs.net>].
- [2] E. J. Nowak, “Maintaining the benefits of CMOS scaling when scaling bogs down,” *IBM Journal of Research and Development*, vol. 48, no.2/3, pp. 26-44, 2002.
- [3] T. Sakurai, “Perspectives of power-aware electronics (invited plenary),” in *Proceedings of IEEE International Solid-State Circuits Conference*, 2003. pp. 26-29.
- [4] T. Sakurai, “Perspectives of low-power VLSI’s,” *IEICE Trans. Electron*, vol. E87-C, no.4, pp. 429-436, Apr. 2004.
- [5] S. Oda and D. K. Ferry, *Nanoscale Silicon Devices*, CRC Press, 2016.
- [6] K. P. Cheung, “On the 60 mV/dec @300 K limit for MOSFET subthreshold swing,” in *Proceedings of 2010 International Symposium on VLSI Technology*,

*System and Application*, 2010. pp. 72-73.

- [7] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, pp. 329-337, November 2011.
- [8] K. Swaminathan, E. Kultursay, V. Saripalli, V. Narayanan, M. T. Kandemir, S. Datta, "Steep-Slope Devices: From Dark to Dim Silicon," *IEEE Micro*, vol. 33, No. 5, pp. 50-59, October 2013.
- [9] W. M. Reddick and G. A. J. Amaratunga, "Silicon surface tunnel transistor," *Appl. Phys. Lett.*, vol. 67, pp. 494-497, July 2000.
- [10] Q. Zhang, W. Zhao, and A. Seabaugh, "Low-subthreshold-swing tunnel transistors," *IEEE Electron Device Lett.*, vol. 27, no.4, pp. 297-300, April 2006.
- [11] W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett.*, vol. 28, No. 8, pp. 743-745, August 2007.
- [12] P.-Y. Wang and B.-Y. Tsui, "Band engineering to improve average subthreshold swing by suppressing low electric field band-to-band tunneling with epitaxial tunnel layer tunnel FET structure," *IEEE Trans. Nanotechnology*, vol. 15, No. 1, pp. 74-79, January 2016.

- [13] S. W. Kim, W. Y. Choi, H. Kim, M.-C. Sun, H. W. Kim, and B.-G. Park, "Investigation on hump effects of L-shaped tunneling field-effect transistors," in *Proceedings of IEEE Silicon Nanoelectron Workshop*, 2012. pp. 1-2.
- [14] U. E. Avci, D. H. Morris, and I. A. Young, "Tunnel Field-Effect Transistors: Prospects and Challenges," *IEEE Journal of Electron Devices Society*, vol. 3, no.3, pp. 88-95, May 2015.
- [15] A. Chattopadhyay and A. Mallik, "Impact of a spacer dielectric and a gate overlap/underlap on the device performance of a tunnel field-effect transistor," *IEEE Transactions on Electron Devices*, vol. 58, no. 3, pp. 677-683, March 2011.
- [16] H. W. Kim, J. H. Kim, S. Kim, M.-C. Sun, E. Park, and B.-G. Park, "Tunneling field-transistor with Si/SiGe material for high current drivability," *Japanese Journal of Applied Physics*, vol. 53, pp. 06JE12.1-06JE12.4, May 2014.
- [17] N. Patel, A. Ramesha, "Drive current boosting of n-type tunnel FET with strained SiGe layer at source," *Microelectronics Journal*, vol. 39, pp. 1671-1677, December 2008.
- [18] M. H. Lee, S. T. Chang, T.-H. Wu, and W.-N. Tseng, "Driving Current Enhancement of Strained Ge (110) p-Type Tunnel FETs and Anisotropic Effect," *IEEE Electron Device Letters*, vol. 32, no. 10, pp. 1355-1357, October 2011.

- [19] K. E. Moselund, H. Schmid, C. Bessire, M. T. Bjork, H. Ghoneim, and H. Riel, "InAs-Si Nanowire Heterojunction Tunnel FETs," *IEEE Electron Device Letters*, vol. 33, no. 10, pp. 1453-1455, August 2012.
- [20] G. Zhou, Y. Lu, R. Li, Q. Zhang, Q. Liu, T. Vasen, H. Zhu, J.-M. Kuo, T. Kosel, M. Wistey, P. Fay, A. Seabaugh, and H. Xing, "InGaAs/InP Tunnel FETs With a Subthreshold Swing of 93 mV/dec and  $I_{ON}/I_{OFF}$  Ratio Near  $10^6$ ," *IEEE Electron Device Letters*, vol. 33, no. 6, pp. 782-784, June 2012.
- [21] W. Wang, P.-F. Wang, C.-M. Zhang, X. Lin, X.-Y. Liu, Q.-Q. Sun, P. Zhou, and D. W. Zhang, "Design of U-Shape Channel Tunnel FETs With SiGe Source Regions," *IEEE Transactions on Electron Devices*, vol. 61, no. 1, pp. 1453-1455, January 2014.
- [22] H.-J. Herzog, T. Hackbarth, G. Höck, M. Zeuner, and U. König, "SiGe-based FETs:buffer issues and device results," *Thin Solid Films*, vol. 380, pp. 36-41, December 2000.
- [23] A. Dube, Y.-C. Huang, B. Cherian, K. Nafisi, H. Chung, and S. Chu, "Strain Relaxed Silicon Germanium Buffer Layers: From Growth to Integration Challenges," *ECS Transactions*, vol. 75, no. 8, pp. 599-604, 2016.

- [24] L. Witters, H. Arimura, F. Sebaai, A. Hikavy, A. P. Milenin, R. Loo, A. De Keersgieter, G. Eneman, T. Schram, K. Wostyn, K. Devriendt, A. Schulze, R. Lieten, S. Bilodeau, E. Cooper, P. Storck, E. Chiu, C. Vrancken, P. Favia, E. Vancoille, J. Mitard, R. Langer, A. Opdebeeck, F. Holsteyns, N. Waldron, K. Barla, V. De Heyn, D. Mocuta, and N. Collaert, "Strained Germanium Gate-All-Around pMOS Device Demonstration Using Selective Wire Release Etch Prior to Replacement Metal Gate Deposition," *IEEE Transaction Electron Devices*, vol. 64, pp. 4587-4593, November 2017.
- [25] S. H. Kim, Z. A. Jacobson, and T.-J. K. Liu, "Impact of Body Doping and Thickness on the Performance of Germanium-Source TFETs," *IEEE Transaction Electron Devices*, vol. 57, pp. 1710-1713, July 2010.
- [26] Junil Lee, Dae Woong Kwon, Hyun Woo Kim, Jang Hyun Kim, Euyhwan Park, Taehyung Park, Sihyun Kim, Ryoongbin Lee, Jong-Ho Lee, and Byung-Gook Park, "Analysis on temperature dependent current mechanism of tunnel field-effect transistors," *Japanese Journal of Applied Physics*, vol. 55, no. 6S1, pp. 06GG04.1-06GG04.4, June 2016.
- [27] *Sentaurus Device User Guide, ver. G-2012.06*, Synopsys Inc, Mountain View, 2012.



- [28] M. T. Bjork, J. Knoch, H. Schmid, H. Riel, and W. Riess, "Toward nanowire electronics," *IEEE Transactions on Electron Devices*, vol. 55, no. 11, pp. 2827-2845, November 2008.
- [29] M. Fulde, A. Heigl, M. Weis, M. Wirnschofer, K. V. Arnim, T. Nirschl, M. Sterkel, G. Knoblinger, W. Hansch, G. Wachutka, and D. S.-Landsiedel, "Fabrication, optimization and application of complementary Multiple-Gate Tunneling FETs," in *IEEE International Nanoelectronics Conference*, Shanghai, China, March 2008, pp. 579-584.
- [30] T. Watanabe, S. Shibata, N. Idani, M. Nakamura, Y. Tamura, M. Kasel, and M. Miyajima, "Effect of polish stopper film in STI · CMP for 45nm node devices and beyond," in *International Conference on Planarization/CMP Technology*, Dresden, Germany, October 2007.
- [31] F. Mayer, C. Le Royer, J.-F. Damlencourt, K. Romanjek, F. Andrieu, C. Tabone, B. Previtali, and S. Deleonibus, "Impact of SOI,  $\text{Si}_{1-x}\text{Ge}_x\text{OI}$  and GeOI substrates on CMOS compatible Tunnel FET performance," in *IEEE International Electron Devices Meeting*, CA, USA, February 2008.
- [32] Technical Report, <http://isrc.snu.ac.kr>

- [33] M. Schmidt, M.C. Lemme, H. Kurz, T. Witters, T. Schram, K. Cherkaoui, A. Negara, and P.K. Hurley, "Impact of H<sub>2</sub>/N<sub>2</sub> annealing on interface defect densities in Si(100)/SiO<sub>2</sub>/HfO<sub>2</sub>/TiN gate stacks," *Microelectronic Engineering*, vol. 80, no. 17, pp. 70-73, June 2005.
- [34] K. Yang and C. Hu, "MOS Capacitance Measurements for High-Leakage Thin Dielectrics," *IEEE Transaction on Electron Devices*, vol. 46, no. 7, pp. 1500-1501, July 1999.
- [35] A. Nara, N. Yasuda, H. Satake, and A. Toriumi, "Applicability Limits of the Two-frequency Capacitance Measurement Technique for the Thickness Extraction of Ultrathin Gate Oxides," *IEEE Transaction on Semiconductor Manufacturing*, vol. 15, no. 2, pp. 209-213, May 2002.
- [36] E. H. Nicollian and A. Goetzberger, "The Si-SiO<sub>2</sub> interface—Electrical properties as determined by the metal-insulator-silicon conductance technique," *The Bell System Technical Journal*, vol. 46, no. 6, pp. 1055-1033, July 1967.
- [37] J. M. Atkin, E. Cartier, T. M. Shaw, R. B. Laibowitz, and T. F. Heinz, "Charge trapping at the low-k dielectric-silicon interface probed by the conductance and capacitance techniques," *Applied Physics Letters*, vol. 93, no. 12, pp. 122902.1-122902.3, September 2008.

- [38] S. Mookerjea, R. Krishnan, S. Datta and V. Narayanan, "Effective Capacitance and Drive Current for Tunnel FET (TFET) CV/I Estimation," *IEEE Transactions on Electron Devices*, vol. 56, no. 9, pp. 2092-2098, September 2009.
- [39] R. Gandhi, Z. Chen, N. Singh, K. Banerjee and S. Lee, "CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With  $\leq 50$ -mV/decade Subthreshold Swing," *IEEE Electron Device Letters*, vol. 32, no. 11, pp. 1504-1506, November 2011.
- [40] R. Asra, M. Shrivastava, K. V. R. M. Murali, R. K. Pandey, H. Gossner and V. R. Rao, "A Tunnel FET for  $V_{DD}$  Scaling Below 0.6 V With a CMOS-Comparable Performance," *IEEE Electron Device Letters*, vol. 58, no. 7, pp. 1855-1863, July 2011.
- [41] L. Knoll, Q.-T. Zhao, A. Nichau, S. Trellenkamp, S. Richter, A. Schäfer, D. Esseni, L. Selmi, K. K. Bourdelle, and S. Mantl, "Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors," *IEEE Electron Device Letters*, vol. 34, no. 6, pp. 813-815, June 2013.
- [42] Narang, M. Saxena, R. S. Gupta, and M. Gupta, "Device and Circuit Level Performance Comparison of Tunnel FET Architectures and Impact of Heteroge-

neous Gate Dielectric,” *Journal of Semiconductor Technology and Science*, vol. 13, no. 3, pp. 224-236, June 2013.

## 초 록

상보형 금속-산화물-반도체 (CMOS) 기술은 라이프 인류의 삶을 혁신하고 생산성과 기능의 다양성을 확장하는 데 핵심 기술이다. 현재 이 기술은 소자의 크기 측면에서 나노 스케일 단위로 극도로 축소화 및 집적화가 이루어졌다. 이 개발은 리소그래피 기술의 향상으로 인해 가능해왔다. 그러나 소자의 크기가 줄어드는 것에 맞추어 전계 제어를 수행하지 않으면, 단 채널 효과가 발생하고 장치가 고장 나거나 대기 전력 소비가 증가하는 문제가 발생한다. 장치의 크기를 줄이는 데 비례하여 전기장을 줄이려면 구동 전압 ( $V_{DD}$ )의 감소가 필요하게 된다. 그러나 트랜지스터의 임계 전압 ( $V_{TH}$ )을 함께 낮추지 못하는 문제 상황이 있기 때문에 임계 전압을 고정한 상태에서 구동 전압만 줄인다면, 구동 전류가 줄어드는 문제가 있고, 소자의 문턱전압 이하 기울기의 역수 ( $SS$ )의 개선 없이 임계 전압을 줄인다면, 대기 전류가 늘어나는 문제가 생긴다.

이러한 딜레마를 해결하기 위해서는 ( $SS$ )의 개선이 필수적이다. 그런데,  $SS$ 의 관점

에서 금속-산화물-반도체 전계 효과 트랜지스터 (MOSFET) 은 게이트 전압 증가에 따른 드레인 전류 증가폭에 물리적인 한계치를 가지고 있다. 터널 전계 효과 트랜지스터 (TFET)는 이 한계를 극복할 수 있는 가능성이 있다. TFET에서의 전류 주입은 소스 접점에서 채널로의 대역 간 터널링에 의존하여 캐리어의 Fermi 분포의 고 에너지 테일이 흐르는 것을 차단하여 대기 전류를 줄일 수 있다. 따라서 낮은  $V_{DD}$ 에서 MOSFET보다 성능 이점을 제공합니다.

본 논문에서는 표면 Ge의 함량을 높게 만든 SiGe을 채널물질로 갖는 TFET의 제안 및 제작이 이루어 졌다. 제작 이전에 테크놀로지 컴퓨터 지원 설계 (TCAD) 시뮬레이션을 사용하여 유효성 검증을 먼저 수행하였고, 공정을 위한 제반 기술의 확보가 이어서 진행되었다. 채널 형성 단계를 제외하고 동일한 공정 흐름에 의해 제조된 대조군들 (상수 Ge 농도 SiGe TFET 및 Si TFET)과 전기적 특성을 비교하여 구동 전류 및  $SS$  측면에서 개선을 확인할 수 있었다.

**주요어:** 밴드간 터널링, 터널링 전계효과 트랜지스터, SiGe, Ge 응축 기술, 저전력 소자, 문턱전압 이하 기술기, 전류 구동 능력

**학번:** 2013-20859

# List of Publications

## *International Journal*

- [1] **Junil Lee**, Ryoongbin Lee, Sihyun Kim, Kitae Lee, Hyun-Min Kim, Soyoun Kim, Munhyeon Kim, Sangwan Kim, Jong-Ho Lee, and Byung-Gook Park, "Surface Ge-rich p-type SiGe channel tunnel field-effect transistor fabricated by local condensation technique," *Solid-State Electronics*, Vol. 164, pp. 1-5, Feb. 2020 [SCI]
- [2] Kitae Lee, **Junil Lee**, Sihyun Kim, Euyhwan Park, Ryoongbin Lee, Hyun-Min Kim, Sangwan Kim, and Byung-Gook Park, "Tunnel Field Effect Transistor with Ferroelectric Gate Insulator," *Journal of Nanoscience and Nanotechnology*, Vol. 19, no. 10, pp. 6095-6098, Oct. 2019 [SCIE]
- [3] Jeesoo Chang, Sihyun Kim, **Junil Lee**, Ryoongbin Lee, Hyun-Min Kim, Kitae Lee, and Byung-Gook Park, "Partial Contact Etching and Gate Lowering on Tunneling Field Effect Transistor for Performance and Power Enhancement," *Journal of Nanoscience and Nanotechnology*, Vol. 19, No. 10, pp. 6808-6811, Oct. 2019 [SCIE]
- [4] **Junil Lee**, Ryoongbin Lee, Sihyun Kim, Euyhwan Park, Hyun-Min Kim, Kitae Lee, Sangwan Kim, and Byung-Gook Park, "Fabrication Methods for Nanowire Tunnel FET with Locally Concentrated Silicon-germanium Channel," *Journal of Semiconductor Technology and Science*, Vol. 19, no. 1, pp. 18-23, Feb. 2019 [SCIE]
- [5] Min-Woo Kwon, Myung-Hyun Baek, Sungmin Hwang, Kyungchul Park, Taejin Jang, Taehyung Kim, **Junil Lee**, Seongjae Cho, and Byung-Gook Park, "Integrate-and-fire neuron circuit using positive feedback field effect transistor for low power operation," *Journal of applied physics*, Vol. 124, pp. 152107, Sep. 2018 [SCI]
- [6] Hyun-Min Kim, Dae Woong Kwon, Sihyun Kim, Kitae Lee, **Junil Lee**, Euyhwan Park, Ryoongbin Lee, Hyungjin Kim, Sangwan Kim, and Byung-Gook Park, "Volatile and Nonvolatile Characteristics of Asymmetric Dual-Gate Thyristor RAM with Vertical Structure," *Journal of Nanoscience and Nanotechnology*, Vol. 18, No. 9, pp. 5882-5886, Sep. 2018 [SCIE]
- [7] Dae Woong Kwon, **Junil Lee**, Sihyun Kim, Ryoongbin Lee, Sangwan Kim, Jong-Ho Lee, and Byung-Gook Park, "Novel Boosting Scheme Using Asymmetric Pass Voltage for Reducing Program Disturbance in 3D NAND Flash Memory." *IEEE Journal of the Electron Devices Society*, Vol. 6, pp. 286-290, Feb. 2018 [SCI]
- [8] Sihyun Kim, Dae Woong Kwon, Euyhwan Park, **Junil Lee**, Ryoongbin Lee, Jong-Ho Lee, and Byung-Gook Park, "Investigation of silicide-induced-dopant-activation for steep tunnel junction in tunnel field effect transistor (TFET)," *Solid-State Electronics*, Vol. 140, pp. 41-45, Feb. 2018 [SCI]
- [9] Dae Woong Kwon, Jang Hyun Kim, Euyhwan Park, **Junil Lee**, Sangwan Kim, Byung-Gook Park, "Switching Characteristic Analysis of Tunnel Field-Effect Transistor (TFET) Inverters," *Journal of Nanoscience and Nanotechnology*, Vol. 17, No. 10, pp. 7134-7139, Oct. 2017 [SCI]
- [10] Dae Woong Kwon, Hyun Woo Kim, Jang Hyun Kim, Euyhwan Park, **Junil Lee**, Wandong Kim, Sangwan Kim, Jong-Ho Lee, Byung-Gook Park, "Effects of Localized Body Doping on Switching Characteristics of Tunnel FET Inverters With Vertical Structures," *IEEE Transactions on Electron Devices*, Vol. 64, No. 4, pp. 1799-1805, Apr. 2017 [SCIE]
- [11] Taehyung Park, Jang Hyun Kim, Hyun Woo Kim, Euyhwan Park, **Junil Lee**, Byung-Gook Park, "Capacitance-Voltage Characterization of Tunnel Field Effect Transistors with a Si/SiGe Heterojunction," *Journal of Nanoscience and Nanotechnology*, Vol. 16, No. 10, pp. 10256-10259, Oct. 2016 [SCI]
- [12] Dae Woong Kwon, Jang Hyun Kim, Euyhwan Park, **Junil Lee**, Taehyung Park, Ryoongbin Lee, Sihyun Kim, and Byung-Gook Park, "Reduction method of gate-to-drain capacitance by

- oxide spacer formation in tunnel field-effect transistor with elevated drain," Japanese Journal of Applied Physics, Vol. 55, No. 6S1, pp. 06GG04-1-06GG04-4, Jun. 2016 [SCI]
- [13] **Junil Lee**, Dae Woong Kwon, Hyun Woo Kim, Jang Hyun Kim, Euyhwan Park, Taehyung Park, Sihyun Kim, Ryoongbin Lee, Jong-Ho Lee, and Byung-Gook Park, "Analysis on temperature dependent current mechanism of tunnel field-effect transistors," Japanese Journal of Applied Physics, Vol. 55, No. 6S1, pp. 06GG03-1-06GG03-4, Jun. 2016 [SCI]
- [14] **Junil Lee**, Jang Hyun Kim, Dae Woong Kwon, Euyhwan Park, Taehyung Park, Hyun Woo Kim, and Byung-Gook Park, "Electrical Characteristics of Metal-Oxide-Semiconductor Capacitor with High-K/Metal Gate Using Oxygen Scavenging Process," Journal of Nanoscience and Nanotechnology, Vol. 16, No. 5, pp. 4897-4900, May 2016 [SCI]

## *International Conference*

- [1] Suhyeon Kim, Min-Woo Kwon, Kyungchul Park, Myung-Hyun Baek, Sungmin Hwang, Tejin Jang, **Junil Lee**, and Byung-Gook Park, "Synapse Device for Low Voltage Operation and High Conductance Linearity Using Positive Feedback Field Effect Transistor," International Conference on Solid State Devices and Materials (SSDM), Sep. 2019
- [2] Ryoongbin Lee, **Junil Lee**, Sangwan Kim, Kitae Lee, Sihyun Kim, Soyoun Kim, Yunho Choi, and Byung-Gook Park, "Ge Condensation Process for High ON/OFF Ratio of SiGe Gate-All-Around Nanowire Tunnel Field-Effect Transistor," IEEE Silicon Nanoelectronics Workshop (SNW), Jun. 2019
- [3] Kitae Lee, **Junil Lee**, Sihyun Kim, Soyoun Kim, Munhyeon Kim, Sangwan Kim, and Byung-Gook Park, "Analysis on Fully Depleted Negative Capacitance Field-Effect Transistor (NCFET) Based on Electrostatic Potential Difference," Electron Devices Technology Manufacturing (EDTM) conference, Mar. 2019
- [4] Soyoun Kim, Sihyun Kim, Kitae Lee, Munhyeon Kim, Suhyeon Kim, **Junil Lee**, Ryoongbin Lee, Sangwan Kim, Y. Yasuda-Masuoka, and Byung-Gook Park, "Ultra-low Leakage Technology for sub 10nm FinFET and GAAFET by Optimized Anti Punch-through Implantation," 31th International Microprocesses and Nanotechnology Conference, Nov. 2018
- [5] Min-Woo Kwon, Kyungchul Park, Myung-Hyun Baek, Sungmin Hwang, Tejin Jang, Taehyung Kim, **Junil Lee**, and Byung-Gook Park, "Capacitor-less Leaky Integrate and Fire Neuron Circuit Using Positive Feedback Field Effect Transistor for Low Energy Consumption," International Conference on Solid State Devices and Materials (SSDM), Sep. 2018
- [6] Ryoongbin Lee, **Junil Lee**, Sangwan Kim, Sihyun Kim, Euyhwan Park, and Byung-Gook Park, "Variation Effect of Ge Concentration in SiGe Channel of Vertically stacked Tunnel Field-effect Transistor (TFET)," 2018 International Techninal Conference on Circuits/Systems, Computers and Communications (ITC-CSCC), pp.82-85, Jul. 2018
- [7] Min-Woo Kwon, Kyungchul Park, Myung-Hyun Baek, Sungmin Hwang, Tejin Jang, **Junil Lee**, Sungmin Hwang, Seongjae Cho, and Byung-Gook Park, "Fabrication of dual gate positive feedback field effect transistor co-integrated with CMOS," Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices (AWAD), Jul. 2018
- [8] **Junil Lee**, Ryoongbin Lee, Euyhwan park, Sihyun Kim, Hyun-Min Kim, Kitae Lee, Soyoun Kim, Sangwan Kim, Jong-Ho Lee, and Byung-Gook Park, "Drive Current Boosting Method of Fin-structure Tunnel Field-effect Transistor with Locally Concentrated Silicon-Germanium Channel," IEEE Silicon Nanoelectronics Workshop (SNW), Jun. 2018
- [9] Ryoongbin Lee, Suhyeon Kim, Sangwan Kim, Sihyun Kim, **Junil Lee**, Euyhwan Park, Hyun-Min Kim, Kitae Lee, and Byung-Gook Park, "Simulation Study on Influence of Interface Trap Positon in Si1-xGex Gate-All-Around (GAA) Field-Effect Transistor," International Conference on Electronics, Information, and Communication (ICEIC), Jan. 2018



- [10] Euyhwan Park, **Junil Lee**, Sihyun Kim, Ryoongbin Lee, Hyun-Min Kim, Kitae Lee, and Byung-Gook Park, "Analysis of back-bias effect of multi-channel nanowire Tunnel Field-Effect Transistors (TFETs)," International Conference on Electronics, Information, and Communication (ICEIC), Jan. 2018
- [11] Dae Woong Kwon, Euyhwan Park, **Junil Lee**, Ryoongbin Lee, Sihyun Kim, Hyun Min Kim, and Byung-Gook Park, "Capacitor-less DRAM cell using thyristor vertically fabricated with polycrystalline silicon," 29th International Microprocesses and Nanotechnology Conference, pp. -, Nov. 2016
- [12] Ryoongbin Lee, Dae Woong Kwon, **Junil Lee**, Euyhwan Park, Sihyun Kim, and Byung-Gook Park, "Demonstration of Reconfigurable Field Effect Transistor (RFET) for 3D Stacked TFET Application," 29th International Microprocesses and Nanotechnology Conference, pp. -, Nov. 2016
- [13] Euyhwan Park, Dae Woong Kwon, **Junil Lee**, Sihyun Kim, Ryoongbin Lee, Jong-Ho Lee, and Byung-Gook Park, "Back-gate effect on multi-channel nanowire Tunnel Field-Effect Transistors (TFETs) for Modulating Turn-on point," 29th International Microprocesses and Nanotechnology Conference, pp. -, Nov. 2016
- [14] Sihyun Kim, Dae Woong Kwon, Euyhwan Park, **Junil Lee**, Ryoongbin Lee, Jong-Ho Lee, and Byung-Gook Park, "Investigation of Silicide-Induced Dopant Activation for Steep Tunnel Junction in Tunneling Field Effect Transistor (TFET)," 29th International Microprocesses and Nanotechnology Conference, pp. -, Nov. 2016
- [15] Sihyun Kim, Dae Woong Kwon, Jang Hyun Kim, Euyhwan Park, **Junil Lee**, Taehyung Park, Ryoongbin Lee, Byung-Gook Park, "MOSFET-TFET Hybrid NAND/NOR Configuration for Improved AC Switching Performance," Silicon Nanoelectronics Workshop, pp. 114-115, Jun. 2016
- [16] Jang Hyun Kim, Dae Woong Kwon, **Junil Lee**, and Byung-Gook Park, "Analysis on Super-linear Onset of Tunnel Field-Effect Transistors with Hetero-junction Source," International Conference on Electronics, Information, and Communication, pp. -, Jan. 2016
- [17] **Junil Lee**, Hyun Woo Kim, Dae Woong Kwon, Jang Hyun Kim, Euyhwan Park, TaeHyung Park, Sihyun Kim, Ryoongbin Lee, Jong-Ho Lee, and Byung-Gook Park, "Analysis on temperature dependent current mechanism of tunneling field-effect transistors," International Microprocesses and Nanotechnology Conference, pp. -, Nov. 2015
- [18] Dae Woong Kwon, Jang Hyun Kim, Euyhwan Park, **Junil Lee**, TaeHyung Park, Ryoongbin Lee, Sihyun Kim, and Byung-Gook Park, "Drain doping dependence on switching characteristics of tunnel field-effect transistor (TFET) inverters," International Microprocesses and Nanotechnology Conference, pp. -, Nov. 2015
- [19] Dae Woong Kwon, Jang Hyun Kim, Euyhwan Park, **Junil Lee**, TaeHyung Park, Ryoongbin Lee, Sihyun Kim, and Byung-Gook Park, "Effects of pillar thickness on DC/AC characteristics of tunnel field-effect transistor (TFET) with vertical structures," International Microprocesses and Nanotechnology Conference, pp. -, Nov. 2015
- [20] Dae Woong Kwon, Jang Hyun Kim, Euyhwan Park, **Junil Lee**, TaeHyung Park, Ryoongbin Lee, Sihyun Kim, and Byung-Gook Park, "Reduction method of gate-to-drain capacitance by oxide spacer formation in tunnel field-effect transistor (TFET) with raised drain," International Microprocesses and Nanotechnology Conference, pp. -, Nov. 2015
- [21] Jang Hyun Kim, Dae Woong Kwon, **Junil Lee**, Euyhwan Park, TaeHyung Park, and Byung-Gook Park, "Study on the super-linear onset of tunneling field-effect transistors," International Microprocesses and Nanotechnology Conference, pp. -, Nov. 2015
- [22] **Junil Lee**, Jang Hyun Kim, Dae Woong Kwon, Euyhwan Park, Taehyung Park, and Byung-Gook Park, "Tunneling field-effect transistor with a grown Si epitaxial layer for boosting ON current," Silicon Nanoelectronics Workshop, pp. 55-56, Jun. 2015
- [23] **Junil Lee**, Jang Hyun Kim, Hyun Woo Kim, Sang Wan Kim, Euyhwan Park, Myung Hyun Baek, and Byung-Gook Park, "Study on electrical characteristics of HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> bilayer MOS capacitor using atomic layer deposition," International Technical Conference on Circuits/Systems, Computers and Communications, pp. 207-208, Jul. 2014

## *Domestic conference*

- [1] Suhyeon Kim, **Junil Lee**, Myung Hyun Baek, Sihyun Kim, Ryoongbin Lee, Hyun Min Kim, Kitae Lee, and Byung-Gook Park, "An Analysis of Capacitance and Resistance in Stacked Gate All Around Nano Sheet MOSFET for Compact Modeling," Nano Korea, Jul. 2019
- [2] Hyun Min Kim, **Junil Lee**, Yunho Choi, and Byung Gook Park, "A Simulation Study on Reduction of Grain Boundary Position Dependency in Tunneling Thin Film Transistors Using Pocket Doping," Nano Korea, Jul. 2019
- [3] Sihyun Kim, **Junil Lee**, Junsu Yu, Kitae Lee, Munhyeon Kim, Sangwan Kim, and Byung-Gook Park, "Suppression of Ambipolar Current Using Sidewall Spacer in L-Shaped Tunnel Field Effect Transistor," 하계종합학술대회, Jun. 2019
- [4] Changha Kim, Kitae Lee, **Junil Lee**, Ryoongbin Lee, and Byung-Gook Park, "Analysis on Characteristics of Tunnel Field Effect Transistor with Elevated Drain by Changing Drain Underlap Length," 하계종합학술대회, Jun. 2019
- [5] Yunho Choi, Kitae Lee, Kyoung Yeon Kim, Sihyun Kim, **Junil Lee**, Ryoongbin Lee, Hyun-Min Kim, Young Suh Song, Sangwan Kim and Byung-Gook Park, "Simulation Study on the Effect of Parasitic Channel Height on Characteristics of Stacked Gate-All-Around Nanosheet FET," 한국반도체학술대회, Feb. 2019
- [6] Ryoongbin Lee, **Junil Lee**, Kitae Lee, Soyoun Kim, Sihyun Kim, Sangwan Kim and Byung-Gook Park, "Proposal of I-shaped SiGe Fin Tunnel Field-effect Transistor," 한국반도체학술대회, Feb. 2019
- [7] **Junil Lee**, Ryoongbin Lee, Sihyun Kim, Hyun-Min Kim, Kitae Lee, Soyoun Kim, Munhyeon Kim, Yunho Choi, Sangwan Kim and Byung-Gook Park, "Demonstration of Ge Condensed SiGe channel Tunnel FETs and Co-integration with CMOS," 한국반도체학술대회, Feb. 2019
- [8] Munhyeon Kim, Sihyun Kim, Kitae Lee, Soyoun Kim, **Junil Lee**, Hyun-Min Kim, Ryoongbin Lee, Sangwan Kim and Byung-Gook Park, "Effective Work Function Modulation using Dipole Mechanism with Al<sub>2</sub>O<sub>3</sub> on HfO<sub>2</sub> Atomic Layer Deposition," 한국반도체학술대회, Feb. 2019
- [9] **Junil Lee**, Ryoongbin Lee, Euyhwan Park, Sihyun Kim, Hyun-Min Kim, Kitae Lee, Soyoun Kim, Sangwan Kim, and Byung-Gook Park, "Drive Current Boosting Method of Tunnel FET with Locally Concentrated Silicon-Germanium Channel near Surface," 한국반도체학술대회, Feb. 2018
- [10] Kitae Lee, **Junil Lee**, Ryoongbin Lee, Euyhwan Park, Sihyun Kim, Hyun-Min Kim, Sangwan Kim, and Byung-Gook Park, "Tunnel Field Effect Transistor with Ferroelectric Gate Dielectric," 한국반도체학술대회, Feb. 2018
- [11] Suhyeon Kim, **Junil Lee**, Myung-Hyun Baek, Sihyun Kim, Ryoongbin Lee, Hyun-Min Kim, Kitae Lee, and Byung-Gook Park, "A Characteristic of Stacked Gate-All-Around Nanowire MOSFET based on Source Drain Doping Profile," 한국반도체학술대회, Feb. 2018
- [12] Sihyun Kim, Suhyeon Kim, Sangwan Kim, Euyhwan Park, **Junil Lee**, Ryoongbin Lee, Soyeon Kim, Hyun-Min Kim, Kitae Lee, Jong-Ho Lee, and Byung-Gook Park, "Simulation Study on the Effect of Unconformal Work-function Metal Deposition on Electrical Characteristic of Stacked-GAA MOSFET," 한국반도체학술대회, Feb. 2018
- [13] Euyhwan Park, **Junil Lee**, Ryoongbin Lee, Soyeon Kim, Hyun-Min Kim, Kitae Lee, Jong-Ho Lee, and Byung-Gook Park, "Simulation Study on the Effect of Unconformal Work-function Metal Deposition on the Electrical Characteristic of Stacked-GAA MOSFET," 한국반도체학술대회, Feb. 2018
- [14] Hyun-Min Kim, Dae Woong Kwon, Sihyun Kim, Kitae Lee, **Junil Lee**, Euyhwan Park, Ryoongbin Lee, and Byung-Gook Park, "A study of volatile and nonvolatile characteristics of asymmetric dual-gate thyristor RAM fabricated vertically with polycrystalline silicon," NANO Korea, Jul. 2017
- [15] **Junil Lee**, Euyhwan Park, Sihyun Kim, Ryoongbin Lee, Hyun-Min Kim, Kitae Lee, and Byung-Gook Park, "Novel Method to Fabricate SiGe Nanowire Tunnel Field-effect

- Transistors with Low Temperature Dopant Activation by Ni Silicidation," NANO Korea, Jul. 2017
- [16] Kitae Lee, Dae Woong Kwon, Euyhwan Park, **Junil Lee**, Sihyun Kim, Ryoongbin Lee, Taehyung Park, Hyun-Min Kim, and Byung-Gook Park, "Suppression of ambipolar current by controlling gate oxide thickness in Tunnel FET," NANO Korea, Jul. 2017
- [17] Euyhwan Park, **Junil Lee**, Sihyun Kim, Ryoongbin Lee, Jong-Ho Lee, and Byung-Gook Park, "Back-bias effect on nanowire Tunnel Field-Effect Transistors for Modulating Turn-on point," NANO Korea, Jul. 2017
- [18] Sihyun Kim, Dae Woong Kwon, Euyhwan Park, **Junil Lee**, Roongbin Lee, Jong-Ho Lee, and Byung-Gook Park, "Simulation Study on the Effect of Source Length in Schottky Barrier Tunnel Field Effect Transistor," 한국반도체학술대회, pp. -, Feb. 2017
- [19] Ryoongbin Lee, Dae Woong Kwon, Euyhwan Park, **Junil Lee**, Sihyun Kim and Byung-Gook Park, "Simulation study on drain current characteristics in linear and saturation region of Tunnel Field Effect Transistor (TFET)," 한국반도체학술대회, pp. -, Feb. 2017
- [20] **Junil Lee**, Dae Woong Kwon, Euyhwan Park, Sihyun Kim, Ryoongbin Lee, Taehyung Park, Hyun-Min Kim, Kitae Lee, and Byung-Gook Park, "Novel Method to Form Thin Silicon Channel on Bulk Silicon Substrate for Low-cost Tunnel Field Effect Transistor Fabrication," 한국반도체학술대회, pp. -, Feb. 2017
- [21] Suhyeon Kim, **Junil Lee**, Myung-Hyun Baek, Sihyun Kim, Taehyung Park, and Byung-Gook Park, "An Analysis of Gate-All-Around Nanowire MOSFET Channel Mobility On the Nanowire Shape Variation," 한국반도체학술대회, pp. -, Feb. 2017
- [22] **Junil Lee**, Jang Hyun Kim, Dae Woong Kwon, Euyhwan Park, Taehyung Park, Sihyun Kim, Ryoongbin Lee, and Byung-Gook Park, "Co-Integration of Metal-Oxide-Semiconductor Field-Effect Transistors and Tunnel Field-Effect Transistors Using SiGe Selective Etch for Low Power CMOS Technology," NANO Korea, pp. -, Jul. 2016
- [23] Taehyung Park, Jang Hyun Kim, Dae Woong Kwon, Euyhwan Park, **Junil Lee**, Sihyun Kim, Ryoongbin Lee and Byung-Gook Park, "Universal Analytic Drain Current Model with SiGe Source Tunnel FET," NANO Korea, pp. -, Jul. 2016
- [24] Dae Woong Kwon, Jang Hyun Kim, Euyhwan Park, **Junil Lee**, Sihyun Kim, Ryoongbin Lee, Taehyung Park, and Byung-Gook Park, "Switching Characteristic Analysis of Tunnel Field-Effect Transistor (TFET) Inverters," NANO Korea, pp. -, Jul. 2016
- [25] Dae Woong Kwon, Jang Hyun Kim, Euyhwan Park, **Junil Lee**, Sihyun Kim, Ryoongbin Lee, Taehyung Park, and Byung-Gook Park, "Tunnel Field-Effect Transistor (TFET) with Asymmetric Gate Dielectric and Body Thickness," NANO Korea, pp. -, Jul. 2016
- [26] Sihyun Kim, Dae Woong Kwon, Jang Hyun Kim, Euyhwan Park, **Junil Lee**, TaeHyung Park, Ryoongbin Lee, and Byung-Gook Park, "시뮬레이션을 통한 silicon germanium tunnel field effect transistor 의 온도 특성 분석," 대한전자공학회 추계학술대회, pp. -, Nov. 2015
- [27] Taehyung Park, Jang Hyun Kim, Hyun Woo Kim, Euyhwan Park, **Junil Lee**, and Byung-Gook Park, "Capacitance-Voltage characterization of tunnel field effect transistors with Si/SiGe heterojunction," NANO Korea, pp. -, Jul. 2015
- [28] **Junil Lee**, Jang Hyun Kim, Euyhwan Park, Taehyung Park, Dae Woong Kwon, and Byung-Gook Park, "Improvement of switching characteristics and on-current in tunnel field-effect transistors by modifying source/channel junction," NANO Korea, pp. -, Jul. 2015
- [29] **Junil Lee**, Hyun Woo Kim, Jang Hyun Kim, Euyhwan Park, Dae Woong Kwon, Tae-Hyung Park, and Byung-Gook Park, "Electrical characteristics of MOSCAP with high- $\kappa$ /Metal gateusing an Oxygen scavenging process," 한국반도체학술대회, pp. 166-166, Feb. 2015
- [30] Euyhwan Park, Hyun Woo Kim, Jang Hyun Kim, **Junil Lee**, and Byung-Gook Park, "Tunnel field-effect transistor 에서의 온도변화에 따른 높은 게이트 전압에서의 전류감소 현상분석," 대한전자공학회 추계학술대회, pp. 59-60, Nov. 2014
- [31] Sihyun Kim, Jungjin Park, **Junil Lee**, Hyun Woo Kim, Jang Hyun Kim, and Byung-Gook Park, "시뮬레이션을 통한 tunneling field effect transistor 의 최적화 연구," 대한전자공학회 하계학술대회, pp. 49-52, Jun. 2014

- [32] **Junil Lee, Hyungjin Kim, Min-Chul Sun, Sang-Ho Lee, Seunghyun Kim, Jungjin Park, and Byung-Gook Park**, "Tunneling field-effect transistor (TFET) 에서 body 의 두께가 소자 특성에 미치는 영향," 대한전자공학회 추계학술대회, pp. 7-9, Nov. 2012

## *Patent*

1. 박병국, 권대웅, 김장현, 이준일, “비대칭 채널과 게이트 절연막을 갖는 터널링 전계효과 트랜지스터 및 그 제조방법,”
  - **Korean Patent filed 10-2016-0031860, March 17, 2016**
  - **Korean Patent No. 10-1792615, October 26, 2017**