

A Fast Hybrid Transform Algorithm for Beam Digitization

INTRODUCTION

The Fast Fourier Transform (FFT) is used to compute the Discrete Fourier Transform (DFT) and its inverse efficiently. It is sufficient to quote "The FFT is the most important numerical algorithm of our lifetime", by Gilbert Strang [1]. The DFT, Discrete Cosine Transform (DCT), and Discrete Sine Transform are the pillars of modern multimedia signal processing and play crucial roles in increasing throughput and decreasing circuit complexity, manufacturing cost, and power consumption [2, 3]. Based on the DFT and DCT, we define the Beam Digitization Transform (BDT) as follows;

$$A_n = [a_{ij}]_{i,j=0}^{n-1} = \left[\sum_{k=0}^{n-1} \epsilon_n(k) \,\omega_n^{ik} \cos \frac{k(2j+1)\pi}{2n}\right]$$

where $\epsilon_n(0) = \epsilon_n(n) = \frac{1}{\sqrt{2}}$, $\epsilon_n(k) = 1$ for $n \ge 2$ is an even integer and $\omega_n = e^{-2\pi i/n}$ is the primitive root of unity.







Many associate the Fourier transform with the transformation of a signal from the time domain to the frequency domain and vice-versa. The FFT simply extends the ability to discrete points without the need for the derivation of the wave equation of the original signal. The FFT must wait until enough sequential points in time have been gathered. Then it may begin the process of converting this. signal from the time domain into the frequency domain for further analysis. Based on the proposed algorithm, we present the signal flow graph for the 8- point case; however, these blocks are used and duplicated to realize very large-scale integrated circuits to reduce ADCs.

METHODOLOGY

The reduction and minimization of the number of analog-to-digital converters (ADCs) is of paramount importance in array processing receivers with applications in wireless communications, radar, microwave imaging, and radio astronomy [4]. We propose a fast, exact, and stable BDT algorithm via a novel matrix factorization technique in connection to Chebyshev-like polynomials and realize the proposed algorithm to minimize the number of ADCs.

Levi Lingsch

Faculty Advisor: Sirani M. Perera and Collaborator: Arjuna Madanayake

$$n-1$$

$$i,j=0$$

Digital Signal

RESULTS

The BDT is defined as $A_n = F_n C_n^{II}$, where F_n is the DFT matrix and C_n^{II} is the type II DCT matrix. The matrix A_n can be factored into the product of sparse and orthogonal matrices for any $n = 2^t$ $(t \ge 1)$;

$$\begin{split} \mathbf{A}_{n} &= \widetilde{D}_{n} \begin{bmatrix} I_{n} & 0\\ 0 & F_{n} \\ 0 & F_{n} \\ \end{bmatrix} \begin{bmatrix} A_{n} & 0\\ 0 & I_{n} \\ 0 & I_{n} \\ \end{bmatrix} \begin{bmatrix} I_{n} & 0\\ 0 & W_{n} \\ 0 & W_{n} \\ \end{bmatrix} \begin{bmatrix} I_{n} & 0\\ 0 & G_{n}^{III} \\ 0 & G_{n}^{III} \\ \end{bmatrix} \begin{bmatrix} I_{n} & 0\\ 0 & B_{n} \\ 0 \\ I_{n} \\ \end{bmatrix} \begin{bmatrix} I_{n} & 0\\ I_{n} \\ 0 \\ 0 \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ 0 \\ 0 \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ 0 \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ 0 \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ 0 \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ 0 \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ 0 \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ 0 \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ 0 \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I_{n} \end{bmatrix} \end{bmatrix} \begin{bmatrix} I_{n} & I_{n} \\ I$$

W

$$\begin{split} & n \begin{bmatrix} I_{\frac{n}{2}} & 0 \\ 0 & F_{\frac{n}{2}} \end{bmatrix} \begin{bmatrix} A_{\frac{n}{2}} & 0 \\ 0 & I_{\frac{n}{2}} \end{bmatrix} \begin{bmatrix} I_{\frac{n}{2}} & 0 \\ 0 & W_{\frac{n}{2}} \end{bmatrix} \begin{bmatrix} I_{\frac{n}{2}} & 0 \\ 0 & G_{\frac{n}{2}}^{III} \end{bmatrix} \begin{bmatrix} I_{\frac{n}{2}} & 0 \\ 0 & B_{\frac{n}{2}}^{T} \end{bmatrix} H_{n} \\ & \widetilde{D}_{n} = \begin{bmatrix} I_{\frac{n}{2}} & D_{\frac{n}{2}} \\ I_{\frac{n}{2}} & -D_{\frac{n}{2}}^{n} \end{bmatrix}, H_{n} = \begin{bmatrix} I_{\frac{n}{2}} & \tilde{I}_{\frac{n}{2}} \\ I_{\frac{n}{2}} & -\tilde{I}_{\frac{n}{2}}^{n} \end{bmatrix}, \\ & C_{n}^{III} = H_{n}^{T} \begin{bmatrix} I_{\frac{n}{2}} & 0 \\ 0 & W_{\frac{n}{2}}^{n} \end{bmatrix} \begin{bmatrix} C_{\frac{n}{2}}^{III} & 0 \\ 0 & G_{\frac{n}{2}}^{III} \end{bmatrix} \begin{bmatrix} I_{\frac{n}{2}} & 0 \\ 0 & B_{\frac{n}{2}}^{T} \end{bmatrix}, \\ & C_{n} = \frac{1}{\sqrt{n}} [\omega_{n}^{jk}]_{j,k=0}^{n-1}, B_{\frac{n}{2}}^{T} = \begin{bmatrix} \sqrt{2} \\ 1 & 1 \\ & 1 & \ddots \\ & \ddots & 1 \\ & & 1 & 1 \end{bmatrix}, \\ & diag[\omega_{n}^{k}]_{k=1}^{\frac{n}{2}}, W_{\frac{n}{2}} = \frac{1}{2} diag \left[\sec(\frac{(2k-1)\pi}{2n}) \right]_{k=1}^{\frac{n}{2}}. \end{split}$$

$$\begin{split} \tilde{D}_{n} &= \tilde{D}_{n} \begin{bmatrix} I_{n} & 0\\ 0 & F_{n} \\ 0 & F_{n} \\ 0 & F_{n} \\ 0 & I_{n} \\ 0 &$$

Arithmetic Complexity <u>Real Input</u> <u>Complex Input</u> $A(A_n, n) = 3nt - \frac{1}{2}n + 4t - 1$ $M(A_n, n) = nt + \frac{3}{2}n - 2t - 1$ The BDT algorithm costs O(n log n) operations as opposed to the

brute-force calculation with $O(n^2)$ operations.



74.5 ≤ Speed Improvement Factor ≤ 151.8

Departments of Mathematics, Embry-Riddle Aeronautical University, Daytona Beach, and Florida International University, Miami.

 $\mathbb{A}(\mathbf{A}_n, n) = \frac{1}{2}nt + n - 2t - 9$ $\mathbb{M}(\mathbf{A}_n, \mathbf{n}) = 2nt + 3n - 4t - 2$

RESULTS

Signal Flow Graphs



CONCLUSION

Results on the proposed project will lead to:

REFERENCES

[1] Strang, G., "Wavelets," American Scientist, 82(3):250-255, 1994. [2] Almurib, H., Kumar, T., Lombardi, F., "Approximate DCT image compression using inexact computing," IEEE Transactions on Computers 67(2): 149-159, 2018. [3] Al, A., et al., "Design of a lowpower analog-to-digital converter chip for temperature sensors in 0.18 micrometer CMOS process," Acta Scientarium 37(1): 33-40, 2015. [4] M. Zatman, "Digitization requirements for digital radar systems," Proceedings of the 2001 IEEE Radar Conference 163-168, 2001.



> Sparse and Orthogonal Factorization

Recursive BDT Algorithm

 \succ Reduction in Complexity from $O(n^2)$ to $O(n \log n)$

Reduction in Number of ADCs

>Minimize Chip Area and Reduce Power Consumption