# A Biofuel-Cell-Based Energy Harvester With 86% Peak Efficiency and 0.25-V Minimum Input Voltage Using Source-Adaptive MPPT

Arian Hashemi Talkhooncheh<sup>®</sup>, *Graduate Student Member, IEEE*, You Yu, Abhinav Agarwal, *Member, IEEE*, William Wei-Ting Kuo, *Graduate Student Member, IEEE*, Kuan-Chang Chen<sup>®</sup>, *Graduate Student Member, IEEE*, Minwo Wang, Gudrun Hoskuldsdottir, Wei Gao<sup>®</sup>, *Senior Member, IEEE*,

and Azita Emami<sup>®</sup>, Senior Member, IEEE

Abstract—This article presents an efficient cold-starting energy harvester system, fabricated in 65-nm CMOS. The proposed harvester uses no external electrical components and is compatible with biofuel-cell (BFC) voltage and power ranges. A power-efficient system architecture is proposed to keep the internal circuitry operating at 0.4 V while regulating the output voltage at 1 V using switched-capacitor dc-dc converters and a hysteretic controller. A startup enhancement block is presented to facilitate cold startup with any arbitrary input voltage. A realtime on-chip 2-D maximum power point tracking with source degradation tracing is also implemented to maintain power efficiency maximized over time. The system performs cold startup with a minimum input voltage of 0.39 V and continues its operation if the input voltage degrades to as low as 0.25 V. Peak power efficiency of 86% is achieved at 0.39 V of input voltage and 1.34 µW of output power with 220 nW of average power consumption of the chip. The end-to-end power efficiency is kept above 70% for a wide range of loading powers from 1 to 12  $\mu$ W. The chip is integrated with a pair of lactate BFC electrodes with 2 mm of diameter on a prototype-printed circuit board (PCB). Integrated operation of the chip with the electrodes and a lactate solution is demonstrated.

Index Terms—Biofuel-cell (BFC), CMOS, cold startup, dc-dc voltage converter, energy harvester, health monitoring, power management, source-adaptive maximum power point tracking (MPPT), wearable sensor.

## I. INTRODUCTION

RECENT advances in low-power electronics have paved the way for a wide range of wearable and implantable biomedical devices for health monitoring and fitness applications. Integration of such millimeter-scale devices on biocompatible platforms shows great potentials for real-time biochemical sensing [1]–[6]. Many personalized monitoring biodevices are designed to perform multiple tasks, such as on-demand wake-up, multiplexed sensing, data processing, and wireless data transmission. These power-demanding operations are performed continuously or periodically over long

Manuscript received June 4, 2020; revised August 14, 2020 and September 28, 2020; accepted October 22, 2020. This article was approved by Associate Editor Qun Jane Gu. (Corresponding author: Arian Hashemi Talkhooncheh.)

The authors are with the California Institute of Technology (Caltech), Pasadena, CA 91125 USA (e-mail: ahashemi@caltech.edu).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/JSSC.2020.303549.

Digital Object Identifier 10.1109/JSSC.2020.3035491

durations, which set challenging requirements for the energy sources and the overall power efficiency of the system [7].

Batteries have been the primary solution for many biochemical sensing systems; however, their limited capacities prevent long-term operations [8]–[10]. This is more pronounced when devices are miniaturized, and batteries must fit into smaller form factors. To tackle these challenges, prototypes with near-field wireless power delivery have been recently demonstrated for both implantable and wearable devices [11]–[14], yet their applications are limited since wireless power transmitters suffer from limited tissue depth penetration and need to be always in proximity of the sensor.

Other potential energy sources for biodevices include human body heat through thermoelectric generators (TEGs), body motion via piezoelectric cells, and the sunlight with photovoltaic cells (PVCs). However, they all fail to provide adequate power for local signal processing and wireless data transmission due to their low-power densities [15], [16]. Off-chip storage elements could be utilized to periodically store and then deliver energy, but they increase the overall size of the system and would not allow continuous operation.

Biofuel cells (BFCs) are promising alternatives to other forms of energy sources because of the versatile presence of biofuels and their superior energy density. Biofluids such as sweat, blood, basal tear, and saliva could serve as sustainable energy sources for the next generation of integrated biodevices [17], [18]. Glucose and lactate are fundamental energy containing substances, which are found in abundance in biofluids. Lactate, as the main metabolic product of both muscle and brain exertion, is found in sweat at tens of millimolar levels [19], [20].

Enzymatic BFCs act as biocatalysts to transform the bioenergy into electricity [21], [22]. They provide power densities at an approximately 1–40  $\mu\rm W/mm^2$  range [23]. For small surface areas, it is crucial to design energy harvesters with high efficiencies at microwatt input power levels. It is also important to note that the open-circuit (OC) voltage levels of the recently developed BFCs nonpredictably range from 0.3 to 0.6 V, and the energy harvester system needs to convert the voltage to higher levels as required by most sensors. The OC voltage is mainly set by the electrode design, the materials on the cathode, and even the packaging of the enzymes on the

0018-9200 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

electrodes. Moreover, as power extraction continues, biofuels degrade over time and the system should track these changes to efficiently continue the operation. In fact, the available input voltage of the BFC at the maximum power point (MPP), which is always lower than the OC voltage, decreases as the BFC or the solution concentration degrades [23].

Previous integrated sensors using BFCs as their energy sources have utilized either extensive off-chip circuitry, with numerous BFC electrodes to supply all modules [23], or bulky off-chip electrical capacitors (1  $\mu$ F and 1  $\times$  0.5 mm²) for energy storage because of the limited power and OC voltage [24]. Other energy harvesting systems developed for Internet of Things (IoT) applications either use external electrical components [25]–[30], or suffer from loading condition dependencies [31], limited voltage requirements [32]–[34], and non-optimal power efficiencies at few-microwatt loading conditions [35]–[37].

This article presents a cold-starting energy harvester in 65-nm CMOS with source degradation tracing and automatic MPP tracking (MPPT) to address these BFC energy extraction challenges. A combination of two dc-dc voltage boost and buck converters with a hysteretic regulation approach is proposed to achieve 86% peak efficiency at 0.39 V of input voltage and 1.34  $\mu$ W of output power. The chip uses no off-chip components, except for two BFC electrodes, developed using cross-dimensional nanomaterial integration, that utilizes lactate and oxygen as the fuel sources. Finally, energy extraction and power delivery from a lactate solution is demonstrated using the proposed integrated biodevice. The fully integrated CMOS chip allows for easy integration with any compatible energy source, as well as larger health-monitoring devices, such as smart watches and skin patches. Moreover, the overall fabrication cost is reduced due to minimized component count and in the final product.

This article is organized as follows. In Section II, the proposed system architecture is presented, and its advantages are described. Section III provides the system-level analysis of a generic harvester system and extends it to the proposed architecture. All major system building blocks and their interconnections are described in detail in Section IV. Section V elaborates the operation of the MPPT and presents the algorithm used to perform source degradation tracing. The experimental results of the energy harvester chip and its integration with the BFCs are provided in Section VI. Finally, Section VII summarizes this article with performance comparisons and conclusions.

# II. PROPOSED SYSTEM ARCHITECTURE

State-of-the-art BFCs provide power densities in a range of 1–40  $\mu$ W/mm² of the electrode area. To design a compact device with a single pair of BFC electrodes with 2 mm of diameter, the energy harvester should dissipate fewer than 1  $\mu$ W on average for a reasonable end-to-end power efficiency. It is also very important that the system wakes up immediately whenever the source power is available, and energy extraction should start immediately without any external trigger. In addition, to make the harvester system compatible with standard




Fig. 1. Top level block diagram of the proposed energy harvester system.

on-chip CMOS sensors, we intend to regulate the boosted voltage at nominal supply values (0.9–1.2 V).

For major improvements in the overall power efficiency of the energy harvester systems, the system architecture design should be prioritized over block-level optimizations. The internal supply voltage seems to be the main bottleneck of the overall internal power consumption. In fact, the internal circuitry could be designed to operate with a lower supply to save power. It is well known that the supply voltage has a quadratic relationship with the dynamic power and a linear relationship with the static power of the digital circuitry [38]. The proposed system architecture is designed to be supplied by the lowest reliable voltage that the 65-nm CMOS technology permits. Although most designed blocks operate successfully with 0.25 V, the internal supply is set to 0.4 V. This voltage was chosen based on reliable operation of the logic core of the system.

A major challenge is that the internal supply voltage also needs to be regulated. Since the lower boundary value of the BFC OC voltage (0.3 V) is lower than the targeted internal voltage supply (0.4 V), it would not be reliable to directly downconvert and regulate the BFC voltage to supply the internals. In this article a system-level solution is proposed to address these challenges and to achieve superior power efficiency.

The proposed top-level block diagram of the energy harvester is shown in Fig. 1. It consists of a reconfigurable switched-capacitor power converter (SCPC) in parallel with a feedforward path for cold startup that is initially used to bypass this block. A cold startup enhancement block receives the available voltages from these two paths and delivers the highest available voltage to the internal circuitry. A dual-path dc-dc voltage down converter provides voltage supply to the low-voltage unit (shaded with gray in Fig. 1), which includes a digitally controlled oscillator (DCO) for the boost SCPC, a non-overlapping (NOL) clock generator, a finitestate-machine (FSM) for MPPT, and two ring oscillators with fixed frequencies for the FSM and the buck SCPC in the voltage down converter block. Clocking signals are generated at the low-voltage level (VDDL) and shifted up to the main supply voltage (VDDH) by a group of level shifters. These clock signals are fed to a mapping network, which redirects




Fig. 2. Various loading conditions depending on the application. (a) Continuous power delivery (high-power sources or low-power sensors). (b) and (c) Periodic power delivery (for energy-storing/wakeup-enabled sensors with high power requirements).

and distributes them to corresponding switches in the boost and the buck SCPCs. The switching network is designed based on a combinational logic FSM and is controlled by a conversion ratio (CR) set by the MPPT FSM dynamically. At the same time, the boosted voltage (VDDH) is regulated by a hysteretic controller between two programmable thresholds ( $V_{OH}$  and  $V_{OL}$ ), which could be set according to the load requirements. The proposed architecture ensures that the system performs a cold startup with a minimum input voltage of 0.39 V and continues operation when it degrades to as low as 0.25 V over time. Details of the cold startup and the operation of the building blocks with low-voltage supplies are provided in Section IV. The reason that the voltage up converter and voltage down converter stages are not combined is their different roles in the architecture. In fact, the boost stage provides an arbitrary gain over time for MPPT, which makes its internal stages to have arbitrary voltage levels. The buck stage, however, receives and downconverts the regulated voltage for the internals. Another benefit of cascading the down converter stage is the reduction of the ripples at VDDH by the gain of the down-conversion at the VDDL node. Utilizing the proposed two-stage topology is more power efficient only if the cascading losses are minimized and the overall power efficiency is better than having the internals supplied by the boosted voltage (0.9–1.2 V). A power analysis based on measurements is provided in Section VI to further demonstrate the benefits of the proposed system architecture.

The regulating switch on the right side of Fig. 1 is designed to remain on if the loading demand is less than the deliverable power. In this case, the short-wave (SW) signal remains at the ground level (the switch is operated with an inverted logic and turns on when the SW signal is low). VDDH, hence,  $V_{\rm out}$  would rise and saturate above the targeted values for regulation at the MPP and the load will be continuously powered. Then depending on the application, the gain CR or the switching frequency ( $f_{\rm S1}$ ) of the boost SCPC could be changed to move away from the MPP for de-stressing the BFC




Fig. 3. Simplified circuit model of a generic energy harvester system.

and improving its lifetime. This scenario is shown in Fig. 2(a). In the opposite case, in Fig. 2(b), when the loading demand is higher, the switch performs a hysteretic control to keep VDDH between two programed thresholds ( $V_{OH}$  and  $V_{OL}$ ). The circuit charges up an on-chip storage capacitor ( $C_{st}$ ), until VDDH reaches  $V_{\mathrm{OH}}$ . Then the switch turns on to deliver power to the load, until VDDH drops to  $V_{OL}$ , and then turns off to recharge the capacitor. In this case, the charging time  $(T_r)$  is smaller than the load RC time constant (applicable to sensors with a storage capacitor). Hence,  $V_{\text{out}}$  would remain high even when the switch is off, and we would again have a continuous sensing operation. In the third case, in Fig. 2(c), the situation is similar, except that the RC time constant of the load is lower than  $T_r$ . Therefore,  $V_{\text{out}}$  drops to zero whenever the switch is off. This is applicable to sensors with a burst-mode (wakeupenabled) operation, where sensing continues whenever power becomes available.

To show the advantages of the proposed architecture compared to the previous designs, a system-level analysis of a generic energy harvester and its extension to the proposed system are discussed next.

# III. HARVESTER SYSTEM MODELING AND ANALYSIS

In this section, a simplified circuit model is provided to analyze the nonlinear characteristics of a generic harvester system. By the pseudo-static assumption, a general-purpose energy harvester could be modeled as a voltage boost converter in series with a switch that connects the output of the harvester to the load, as shown in Fig. 3. Depending on the application

and the chosen architecture, this switch could always be kept closed, or designed to operate periodically to regulate the output voltage (load regulation). The inefficiencies of the system are modeled by a series resistance  $R_{\rm CP}$ , causing a voltage drop after boosting, and a parallel resistance  $R_{int}$ , accounting for internal power consumption. Furthermore, a storage capacitor  $C_{\rm st}$  is in parallel with  $R_{\rm int}$  to support power delivery to both internal circuits and the load. RCP and Rint would consist of both constant and dynamic portions depending on the architecture. A few examples of dynamic variables are the CR, switching frequencies, switching transistors widths, and the supply voltage. We have provided generic circuit models for the energy source (a voltage source  $V_S$  in series with resistance  $R_S$ ) and the load ( $R_L$  in parallel with  $C_L$ ) to extend our analysis for various sources and loading conditions. All these four variables could change over time (for example, to mimic source degradation in a BFC or a stand-by mode in a sensor). We define  $P_{\text{in,MPP}}$  as the maximum transferable power from the source of energy to the system. According to the theorem of maximum power transfer,  $P_{in,MPP}$  is calculated as

$$P_{\rm in,MPP} = \frac{V_{\rm S}^2}{4R_{\rm S}}.\tag{1}$$

We also define  $P_{\text{out}}$  as the average of delivered power to the load, which could be written as

$$P_{\text{out}} = \frac{V_{\text{out}}^2}{R_{\text{I}}}.$$
 (2)

We now consider the following conditions of operation for further analysis.

## A. Continuous Power Delivery (Switch Always ON)

In this case, no output voltage (or load) regulation is performed and the power is constantly delivered to the load. This would be applicable to cases with powerful sources or less demanding loads. Depending on the loading conditions and the available power, the output voltage ( $V_{\text{out}} = \text{VDD}$ ) would settle to an arbitrary value. With a given  $V_{\text{S}}$ ,  $R_{\text{CP}}$ , and  $R_{\text{int}}$ ,  $V_{\text{out}}$  is derived by the following equation:

$$V_{\text{out}} = V_{\text{S}} \left( \frac{R_{\text{L}}' \times G}{R_{\text{L}}' + R_{\text{CP}} + R_{\text{S}} \times G^2} \right)$$
(3)

where  $R'_{\rm L}=(R_{\rm int}||R_{\rm L})$ . The end-to-end power efficiency would also be calculated as

$$\eta_{\text{out}} = \frac{4R_{\text{S}}G^2}{R_{\text{L}}} \left( \frac{R_{\text{L}}'}{R_{\text{L}}' + R_{\text{CP}} + R_{\text{S}} \times G^2} \right)^2.$$
(4)

This shows that the boost converter gain G and the load resistance  $R_L$  could be tuned to satisfy the load voltage requirements. However, if the maximum power efficiency is intended,  $R_L$  will be the only factor that sets  $V_{\text{out}}$ . A simulated plot is provided in Fig. 4(a) to show the generic nonlinearities of (3) and (4). By maximizing the power efficiency with respect to G, we would have

$$\eta_{\text{out,MPP}} = \left(\frac{R_{\text{L}}'}{R_{\text{I}}' + R_{\text{CP}}}\right) \left(\frac{R_{\text{int}}}{R_{\text{int}} + R_{\text{L}}}\right).$$
(5)




Fig. 4. Generic nonlinear system characteristics for (a) continuous power delivery (switch always on) and (b) load regulation (VDD regulation).

This maximum happens at

$$G_{\rm MPP} = \sqrt{\frac{R_{\rm L}' + R_{\rm CP}}{R_{\rm S}}} \tag{6}$$

and the output voltage is then set to

$$V_{\text{out,MPP}} = \frac{G_{\text{MPP}} \times V_{\text{S}}}{2} \left( \frac{R_{\text{L}}'}{R_{\text{L}}' + R_{\text{CP}}} \right). \tag{7}$$

Equation (7) shows that  $R_{\rm L}$  sets  $V_{\rm out,MPP}$ , which is not desired. Although, if the source is powerful enough to remove the need of MPPT, the gain G could be tuned away from the MPP to set  $V_{\rm out}$  independent of  $R_{\rm L}$ .

# B. Load Regulation (VDD Regulation)

In this case, the switch is used to regulate VDD at a target value required by the load. This scenario is considered when the output power delivery is lower than the loading demand, even at the MPP. The switch turns on only when power is available, while keeping VDD above  $V_{\rm OL}$  and below  $V_{\rm OH}$  (hysteretic control). With the pseudo-static assumption, we can assume VDD is set to an average (VDD<sub>0</sub>) by replacing the load and the switch with a new averaged load resistor  $R_{\rm Lav}$ . This resistance depends on the switch toggling rate, which keeps VDD at VDD<sub>0</sub>. By rewriting the equations, the power efficiency at MPP is derived as

$$\eta_{\text{out,MPP}} = \frac{2}{1 + \sqrt{1 + \left(\frac{R_{\text{CP}}}{R_{\text{S}}}\right) \left(\frac{V_{\text{S}}}{\text{VDD}_0}\right)^2}} - \frac{4R_{\text{S}} \times \text{VDD}_0^2}{R_{\text{int}} \times V_{\text{S}}^2}.$$
 (8)

The first term in (8) is the overall efficiency of the transferred power to the right side of the voltage booster and the second term is the power penalty of the internal circuits. At this maximum, the voltage gain  $(G_{\mathrm{MPP}})$  is

$$G_{\text{MPP}} = \sqrt{\frac{R'_{\text{Lav}} + R_{\text{CP}}}{R_S}} = \frac{\text{VDD}_0}{V_{\text{S}}} + \sqrt{\left(\frac{\text{VDD}_0}{V_{\text{S}}}\right)^2 + \frac{R_{\text{CP}}}{R_{\text{S}}}}$$
(9)

where  $R'_{Lav} = (R_{int}||R_{Lav})$  and  $R_{Lav}$  can be calculated by

$$R_{\text{Lav}} = \frac{R_{\text{int}}}{\sqrt{1 + \left(\frac{R_{\text{int}}}{R_{\text{CP}}}\right)}}.$$
 (10)




Fig. 5. Simplified circuit model of the proposed energy harvester system.

Fig. 4(b) shows simulated trends of  $R_{\text{Lav}}$  and power efficiency  $\eta_{\text{out,MPP}}$  versus VDD<sub>0</sub>. It is worth noting that in this scenario, the power efficiency at MPP depends on VDD<sub>0</sub>. If the supply requirement for a sensor is different than the maximum point of this curve, then extra power is burned internally. This inefficiency is due to a resistance mismatch between  $R_{\text{Lav}}$  and the rest of the circuit (even at the MPP). Another noticeable observation is that  $R_{\text{Lav}}$  is independent of  $R_{\text{L}}$ , which is desired in designing an energy harvester without taking loading conditions into account.

The simplified circuit model of the proposed energy harvester system is shown in Fig. 5. Using a secondary voltage converter, the boosted and regulated voltage (VDDH) is converted down (VDDL) to supply the internal circuits. A switched capacitor structure is used for both voltage converters to achieve superior voltage conversion efficiency. Capacitors can be designed precisely in CMOS processes, which help with accurate system-level modeling. While inductorbased voltage converters also provide a similar performance, it is desirable to avoid using bulky off-chip or area consuming on-chip inductors. The reconfigurable boost SCPC allows for having independent control over the gain  $(G_1)$  and the switching frequency  $(f_{S1})$ . Another SCPC with a fixed gain  $(G_2)$  and a fixed switching frequency  $(f_{S2})$  is used to downconvert the voltage at steady state. VDDL is chosen to be 0.4 V to ensure reliable internal operations, therefore,  $G_2$  is set to 2.5. The resistors  $R_{\text{CP1}}$  and  $R_{\text{CP2}}$  in Fig. 5 are inversely proportional to their corresponding flying capacitors and switching frequencies ( $f_{S1}$  and  $f_{S2}$ ). Finally,  $R_{int1}$  and  $R_{\rm int2}$  are resistors that account for both dynamic and leakage power.

The model provided in Fig. 5 would be more power efficient at steady state compared to traditional architectures that do not downconvert the internal voltage supply. However, this would hold true only when all circuit blocks are operating at the steady state, which will not be the case during the startup. At startup, neither of the SCPCs are functioning since the clock is not generated yet. Hence, there will be numerous challenges to be addressed to perform cold startup. These challenges will be studied and addressed in Sections IV and V.

# IV. DESIGN AND ANALYSIS OF MAIN BUILDING BLOCKS

In this section, critical building blocks of the proposed energy harvester system are discussed in more detail.




Fig. 6. Cold startup enhancement and the dual path down converter blocks.

#### A. Cold Startup Enhancement Block

The cold startup sequence is first explained in this section, and circuit details are presented next. Initially, when the BFC is connected to the chip, the feedforward path bypasses the boost SCPC (since no clock signal is available). This voltage path is then shorten through the cold startup enhancement block and the buck SCPC. Hence, the available voltage is delivered to the internal circuitry with minimized drop to maximize the chances of starting the low-voltage unit. The DCO and the FSM start operating, and the clock signals are sent to the level shifters. Through the mapping network, the clocking signals are delivered to both SCPCs. When voltage boosting starts, the FSM choses the boost SCPC over the feedforward path to use the increased supply for VDDH. At the same time, the buck SCPC keeps VDDL at 0.4 V. When VDDH reaches the voltage thresholds, the regulating switch starts delivering power to the load and the chip operates according to one of the three loading conditions mentioned in Section III in Fig. 2. The feedforward path is not directly connected to the low-voltage unit since the OC voltage of the BFC  $(V_S)$  is nonpredictable. If  $V_S$  is larger than 0.4 V, then the internal circuitry would burn excessive power, which would either shorten the lifetime of the BFC [17], [21], [23] or prevent the system to transit from cold startup to the steady state (because of excessive voltage drop across  $R_S$ ). In fact, the dc-dc voltage down converter block ensures that VDDL never exceeds 0.4 V even if the source voltage is higher.

The cold startup enhancement block, shown in Fig. 6, consists of four low- $V_{\rm th}$  (LVT) PMOS switches to initially isolate VDDH from the output of the boost SCPC ( $V_{\rm cp}$ ) and the  $V_{\rm cap}$  node with a 1.3-nF storage capacitor ( $C_{\rm st}$ ). These switches are controlled by two latch-based comparators that dynamically compare VDDH to  $V_{\rm cap}$  and  $V_{\rm cap}$  to  $V_{\rm cp}$ , respectively. At startup, signals S1 and S2, as shown in Fig. 6,

are both zero so that the VDDH node is first pulled up to  $V_{\rm in}$  by M3 and isolated from  $V_{\rm cap}$  by M4 ( $V_{\rm in}$  is the node after the source resistance  $R_{\rm S}$ ). Therefore, the SCPC is bypassed and the internal blocks start operating. At the same time, the storage capacitor  $C_{\rm st}$  is being charged by  $V_{\rm in}$  through M1, while  $V_{\rm cp}$  is boosted by the SCPC. Once  $V_{\rm cap}$  reaches  $V_{\rm in}$  and  $V_{\rm cp}$  reaches  $V_{\rm cap}$ , S1 and S2 are toggled to ensure a smooth supply transition from  $V_{\rm in}$  to  $V_{\rm cp}$  for the VDDH node as soon as the boost SCPC and  $C_{\rm s}$  are ready.

#### B. Dual-Path Down Converter Block

The dual-path down converter block works closely with the cold startup enhancement block. The first sub-block in the dual-path down converter is a low-dropout (LDO) voltage regulator. As shown in Fig. 6, the LDO can be modeled as a controlled high-pass filter, in which the output (VDDL) initially follows the input voltage (VDDH) and then gets regulated at 0.4 V. This block is used at startup, as soon as VDDH is pulled up to  $V_{\rm in}$ , to deliver the initially available voltage to the internal circuitry in the low-voltage unit. The LDO is mainly designed to not rely on clocking signals at startup. Hence, the output of the LDO is shorted to VDDL through M6 with signal S3 which is initially zero.

The first critical sub-blocks that should start functioning with VDDL are the oscillators that start both SCPCs. As soon as these oscillators start, the level shifters convert the clocking signals levels to VDDH (which is equal to  $V_{\rm in}$  at that moment). The clocking signals are then sent to both SCPCs through the switch mapping network. The settings of the mapping network are pre-programed to set the boost SCPC to a CR of 6, even before the FSM starts the MPPT. This CR<sub>0</sub> was chosen based on simulations in Section II as the closest initial guess to the correct CR for MPPT. Furthermore, this CR<sub>0</sub> ensures that VDDH reaches  $V_{\rm OH}$  even though it might not be the optimum CR at steady state.

When the boost SCPC is clocked, VDDH starts rising above  $V_S$ . Since a similar architecture is used for all oscillators, they would start oscillating simultaneously. Therefore, while VDDH is being boosted, the FSM starts tracking it and the buck SCPC downconverts VDDH. The output of the buck SCPC is, however, isolated from the VDDL node initially through M5 and with signal S3, which is generated by the FSM. When VDDH reaches  $V_{\rm OH}$  for the first time, the FSM toggles S3 to switch the down-conversion path from the LDO to the more power-efficient buck SCPC. The buck SCPC continuously multiples VDDH by 2/5 through cascading a standard  $\times$ 1/5 voltage divider with a voltage doubler.

The metal-insulator-metal (MIM) storage capacitor  $C_{\rm st}$  is chosen to be larger than 1 nF, based on the requirements of a previously designed on-chip sensor in [11]. The size of  $C_{\rm st}$  was limited by the chip area and was set to 1.3 nF. This relatively large on-chip capacitance also helps reducing the switching clock ripples at the VDDH node to lower than 5 mV. The ripple at VDDL due to the ripple at VDDH is also decreased by a factor of 0.4, which reduces the clocking ripples to lower than 2 mV. The additional ripples due to the DCO, the NOL clock generator, the MPPT FSM, and level shifters

are negligible at the VDDL node. In fact, the 5-pF capacitor at the VDDL node ( $C_{\rm VDDL}$ ) is mainly chosen such that the transition from the LDO to the buck converter is smooth. The 5-pF capacitor at the VDDH node ( $C_{\rm VDDH}$ ) has only a role at startup when the boost SCPC is bypassed. It is chosen to be 5 pF to match  $C_{\rm VDDL}$  such that when the LDO is effectively shorten (when VDDH < 0.4 V), there will be minimized charge sharing losses between  $C_{\rm VDDL}$  and  $C_{\rm VDDH}$ .

#### C. Low-Voltage Digitally Controlled Oscillator (DCO)

The digitally controlled ring oscillator, shown in Fig. 7(a), operates at a minimum of 0.25-V supply voltage and provides clocking signals to the boost SCPC through the NOL clock generator, level shifters, and then the switch mapping network. It consists of two thyristor-based delay cells followed by an inverter buffer. In each delay cell, as depicted in Fig. 7(a), transistors M1 and M4 first reset the block with a pulse signal at their gates. Subsequently, the drain voltages of M2 and M3 start accumulating/dissipating charge through the sub-threshold leakage current paths that M1 and M4 provide. The outputs then switch through the positive feedback loop that is formed by M2 and M3. The duration of this transition (hence, the frequency of the oscillator) is adjusted by the binary-weighted branches of sub-threshold transistors. These branches provide leakage current paths driven by signals D0 through D3, which are controlled by the FSM. Minimum-size LVT transistors are chosen for M1 and M4 to minimize the overall power consumption while providing enough leakage current. M2 and M3 mainly operate in sub-threshold and are high-V<sub>(th)</sub> (HVT) to be more robust across process corners. It should be noted that the frequency tuning range would be lower than the theoretical  $16 \times$  with 4 control bits. There are several nonidealities in the design that should be considered. One major contribution to this nonlinearity is from the switch transistors (controlled by D0 through D3 in Fig. 7(a). Even when all switches are off, all branches would still contribute to the overall leakage current. Moreover, the control paths impose additional capacitance to the OUT bar node in Fig. 7(a). The total capacitance at this node changes as the control bits are altered, which results in a change in charging/discharging time. In addition, increasing the number of the branches would eventually result in frequency saturation. This is primarily due to transistor M1 in Fig. 7(a) becoming the bottleneck of the leakage current. This could be improved by increasing the size of M1 (and M4), with a tradeoff for more power consumption and oscillation failure at lower supply voltages. In this work, since the lowest possible operating supply (0.25 V) is of main concern, the dimensions of M1 and M4 were minimized, which eventually resulted in a lower frequency tuning range. The outputs of this ring oscillator are two complementary impulse trains, the width of which are defined by the delays that the inverter buffers generate. To get clean clock signals with 50% duty cycles, both outputs are passed through two T-flip-flops. The thyristor-based delay elements burn less power than conventional inverter-based delay cells. The main reason is that the inputs of the thyristor-based cells toggle




Fig. 7. (a) Schematics of the digitally controlled oscillator followed by the NOL clock generator. (b) Schematics of the NOL clock generator.

much faster than their outputs, hence, the short-circuit current is significantly reduced. Moreover, the thyristor-based delay cells are inherently slow (in contrast with inverters), due to their operation based on leakage current, which makes them excellent candidates for low-frequency oscillators.

The schematics of the NOL clock generator are shown in Fig. 7(b). All transistors used in this block are LVT to make sure the transitions are as fast as possible even at very low-voltage supplies. Any slow transitions in the waveforms would result in overlapping signals, which would decrease the boost/buck SCPC efficiency significantly and even preventing the harvester from performing cold startup.

#### D. Switched-Capacitor DC-DC Boost Converter

The boost SCPC consists of four stages of interleaved voltage doublers, each performing a  $\times$  1, +1, or  $\times$ 2 operation. With this arrangement, all integer CRs (CR, which is equivalent to the gain  $G_1$  in Section III) from 1 through 16 except for 11, 13, 14, and 15 are achievable. Fig. 8(a) shows the details of each stage. PMOS and NMOS transistors are used for both the high-side and the low-side switches for a minimal ON-resistance, especially when the switching signals have lower swings at startup. PMOS switches are avoided for ground connection of bottom plates of the flying capacitors since they provide a shorted path from  $V_{\rm in}$  to the ground at startup. Each transistor is sized individually for an optimum ON-resistance, gate capacitance, and isolation (when turned off).

For an efficient performance, the switches of the SCPC should always be driven with VDDH-level clock signals.

This is critical especially when a switch connects the output of a stage to the input of the next. Maximized gate voltages would bring switches to deep ON-/OFF-states to reduce voltage drops and leakage currents. It is also important to determine the order of level-shifting and distributing the clocking signals. The switch mapping network consists of fundamental logic gates that form a combinational logic FSM. Hence, its average dynamic power consumption scales quadratically with its supply voltage. It might seem reasonable to put the mapping network first, followed by the level shifters; however, the necessary number of level shifters would increase from 10 to 54 for the boost SCPC and 88 for the buck SCPC. A power optimization analysis is performed to choose the appropriate placement order of the level shifters and the mapping network. Considering the total number of SCPC switches and the average activity factor of all mapping network circuitry (which depends on the chosen CR), placing the level shifters first saves power by 40% [Fig. 8(b)].

# E. Level Shifters

The level shifters are used to convert the voltage levels of several logic and clock signals from VDDL to VDDH, while maintaining the timing margins of the NOL clocks. The proposed level shifter circuit is shown in Fig. 8(c). At startup, when both VDDH and VDDL are below  $V_{\rm S}$ , the input signal is passed through the LVT inverter path followed by the LVT buffer, since no level shifting is required, and transitions should be as sharp as possible. In fact, VDDH is initially pulled up to  $V_{\rm S}$  and is then boosted toward  $V_{\rm OH}$ , while the LDO and the buck SCPC keep VDDL at around 0.4 V.




Fig. 8. (a) Schematics of the reconfigurable switched-capacitor power converter (boost). (b) Arrangement of the level shifters and the switch mapping network. (c) Schematics of the dual-path level shifters. (d) Generation of the LS signal through an identical level shifter with its input connected to VDDL. Signal S1 is generated by the comparison of VDDH and  $V_{\text{cap}}$  through a latched comparator.

This transition separates VDDL from VDDH gradually. It is desirable to choose the level shifter path over the inverter path as soon as a significant difference is detected between VDDL and VDDH. The level-shifter select (LS) signal in Fig. 8(c) is toggled to choose the level shifter over the LVT inverter path when this difference is detected. The details of generating the LS signal is discussed next.

The level shifter sub-block consists of a stacked and cross-coupled structure to enhance the gain. This architecture ensures that the level-shifting operation is feasible under all combinations of VDDL and VDDH from 0.4 to 1 V. For voltages below 0.4 V, due to its stacked structure, the level shifter will have a dead zone, in which the level shifting fails even if there is a difference between VDDL and VDDH. To tackle this challenge and change the path from the inverter to the level shifter at a correct moment, an identical level shifter with a fixed input of VDDL and a supply of VDDH is used to generate the LS signal for all other level shifter blocks [Fig. 8(d)]. A high output of this block ensures that all other level shifters will be ready to convert a signal with the current VDDL amplitude to VDDH.

As VDDH increases further, an HVT buffer is selected over the LVT buffer to prevent excessive dynamic short currents during each transition. Static power would also be slightly improved since subthreshold leakage currents of HVT transistors are smaller. The transition to the HVT buffer is made by the S1 signal generated by the latched comparator, comparing VDDH and  $V_{\rm S}$ . It is worth noting that the toggling order of the LS and S1 signals could be exchanged according to different BFC OC voltages; however, the transition timings of the NOL clock signals will be maintained.

### F. Hysteretic Controller

The hysteretic controller [Fig. 9(a)] consists of two clocked comparators that compare VDDH to  $V_{\rm OH}$  and  $V_{\rm OL}$ . Since  $V_{\rm OH}$  and  $V_{\rm OL}$  are not physically available to be compared to VDDH, an indirect comparison is performed. VDDH is divided by two separate voltage divider ladders to VDDH/ $d_1$  and VDDH/ $d_2$  as shown in Fig. 9(a). These ladders are programmable and are initially set to 2 and 11/6, respectively. Two comparators are used to compare VDDH/ $d_1$  and VDDH/ $d_2$  to a bandgap




Fig. 9. (a) Hysteretic controller schematic. (b) Schematic of the clocked comparators used in the hysteretic controller.

voltage reference ( $V_{\text{ref}} = 0.55 \text{ V}$ ), which effectively makes the controller compare VDDH to  $V_{\mathrm{OH}} = d_1 \times V_{\mathrm{ref}}$  and  $V_{\rm OL} = d_2 \times V_{\rm ref}$ . Depending on the loading conditions, VDDH is either kept between  $V_{OH}$  and  $V_{OL}$  or gets saturated (above  $V_{OL}$ ). In this work, the ladders are designed to provide flexibility for choosing  $V_{\rm OH}$  and  $V_{\rm OL}$  with the minimum separation of 0.1 V for demonstration purposes. In general, this distance could be arbitrarily reduced and entirely set by the load requirements without compromising the harvesting efficiency. In fact, the separation of  $V_{OL}$  and  $V_{OH}$  could be reduced such that after each clock cycle, the boosted voltage is instantly delivered to the load (similar to [35]). However, in case the load is capacitive, there will be a significant drop in VDDH whenever the power is delivered to the load, due to charge sharing between the load capacitance and the internal storage capacitor of the harvester. Increasing the ripple of the VDDH node provides the advantage of tolerating these voltage drops to prevent the harvester from failure. It should be noted that the ripple on the  $V_{\rm out}$  node is of our main concern, and not the VDDH node. In fact,  $V_{\text{out}}$  is the actual node that supplies the loads. As we recall from Fig. 2, depending on the loading conditions, along with the settings for VDDH ripple, the ripple of the  $V_{\text{out}}$  node could be entirely

A hysteretic controller logic block, which is another sequential logic FSM that is synthesized with HVT transistors, is used to receive inputs from both comparators to toggle the SW signal. The SW signal controls the hysteretic PMOS switch that connects the VDDH node to the load ( $V_{\text{out}}$ ). The schematic of the clocked comparator is shown in Fig. 9(b). The frequency of the clock that enables the comparators should be sufficiently high such that they respond quickly when VDDH crosses  $V_{\rm OH}$ or  $V_{\rm OL}$ . To set the correct frequency for the comparators, two extreme cases should be taken into account; when the source is too powerful such that after each clock cycle, VDDH rises above  $V_{\rm OH}$  from  $V_{\rm OL}$  (at steady state), and when the load is too demanding such that when the hysteretic switch turns on, VDDH drops instantly below  $V_{OL}$ . In this design, the same clock frequency of the main MPPT FSM is used for the comparators.

#### V. MPPT AND SOURCE DEGRADATION TRACING

The MPPT controller is an FSM synthesized with HVT transistors supplied by VDDL to reduce the dynamic and leakage power consumption. When the BFC becomes available, the input voltage is delivered to the low-voltage unit, including the MPPT FSM and its fixed-frequency clock generator. Following the first clock signal, a power-on-reset circuitry resets the FSM and all variables in the FSM are initialized. As shown in Fig. 10(a), the algorithm initially assumes the pre-programed CR of  $CR_0 = 6$  and the lowest bit configuration (0000) for the DCO to prepare the SCPC to charge VDDH toward  $V_{\rm OH}$ . Once VDDH approaches  $V_{\rm OH}$  for the first time, the FSM switches the down conversion path from the LDO to the buck SCPC. If VDDH does not reach  $V_{OH}$  (if CR<sub>0</sub> is too high/low), a linear search for CR is performed until the first crossing occurs. The 2-D MPPT then starts by minimizing the storage capacitor charging time from  $V_{OL}$  to  $V_{OH}(T_r)$  with a linear search for the optimum CR (coarse tuning) followed by the switching frequency (fine tuning). After finding the optimum CR and frequency, the circuit goes into the "Source Tracing" state. In this state, CR and the frequency will remain locked and  $T_r$  is continuously monitored to detect a noticeable change compared to the locked value  $(T_{r,Lock})$ . A dynamic threshold is introduced in the algorithm to always compare the latest  $T_r$  to  $T_{r,Lock}/4$  (for detecting a 25% change). This threshold is set to ignore small changes in  $T_r$  which might be due to temperature fluctuations and/or other external perturbations. If a change is detected in  $T_r$ , which is presumably due to source degradation, the circuit will repeat the MPPT, starting from the latest locked CR and the minimum frequency. With this algorithm, any increase in the input power will also be detected (if more biofuel becomes available). In general, the number of clock cycles to lock to the new MPP depends on the locked CR (CR<sub>Lock</sub>) and on how large the change is. In the case of BFCs, which degradation occurs gradually over a few minutes under heavy use, or several hours when occasionally used [23], the new CR would be either one step lower or higher than the locked CR. The new locked frequency could be different than the locked frequency by a maximum of 15 steps.




Fig. 10. (a) Flowchart of the proposed MPPT algorithm with source degradation tracing capability. (b) Timing diagrams of the important nodes of the harvester system while MPPT is being performed.

This results in a worst case of 20 tuning cycles, including the change detection. The total time of the re-tuning also depends on the distance of  $V_{\rm OL}$  and  $V_{\rm OH}$ . For a 0.1-V ripple target, it would take approximately 4 ms for a worst-case scenario re-tuning, which is significantly shorter than the rate of BFC degradation.

Since VDDL is just the down-converted version of VDDH (at steady state), we would see a variation at VDDL with the amount of  $(V_{\rm OH}-V_{\rm OL})\times 0.4$ . As a result, the frequency of the DCO increases gradually as VDDL rises by approximately 60 mV during each cycle. However, since  $T_r$  is compared to the locked  $T_{r,\rm Lock}$  by counting the clock cycles, rather than by measuring the actual time passed, this effect is canceled out. In fact, the source power determines how many cycles (and not how much time) it takes for VDDH to rise from  $V_{\rm OL}$  to  $V_{\rm OH}$ .

# VI. MEASUREMENT RESULTS

The energy harvester chip is fabricated in a 65-nm CMOS process. The circuit performs cold startup and automatic MPPT with an input OC voltage of at least 0.39 V and an average input power ( $P_{\rm in}$ , defined as the maximum deliverable power) of 1.56  $\mu$ W, as shown in Fig. 11(a). Peak power efficiency of 86% is achieved with 220 nW of internal power consumption.

Three more experiments are shown in Fig. 11. In one case [Fig. 11(b)], the input voltage is first decreased from 0.6 to 0.5 V to mimic a degradation in the BFC energy source while delivering power to an internal  $60\text{-k}\Omega$  test resistor. As shown in Fig. 11(b), the system first detects a change in the rise time of VDDH. Then the CR value and the switching frequency are modified to find and lock onto




Fig. 11. Measurement results. (a) Cold startup in burst-mode sensing. (b) Source-adaptive MPPT. Continuous supply for  $V_{\rm out}$  (c) when  $P_{\rm Load} > P_{\rm out}$  and (d) when  $P_{\rm Load} < P_{\rm out}$ .

the new MPP. The chip has responded and locked onto the new MPP after a total of seven cycles, which has approximately taken 2 ms to demonstrate almost instant adaptation to source degradation. The loading condition for this case is set to mimic power-demanding burst-mode-operated sensors. In another case in Fig. 11(c), the output power is comparable to the loading condition (1  $M\Omega$  external resistor). The input




Fig. 12. Measurement results: transitions of different power delivery modes when load is changed over time ( $P_{Load} > P_{out}$  to  $P_{Load} < P_{out}$  and vice versa.

OC voltage is decreased to 0.25 V after MPPT lock and the average input power is set to 2.25  $\mu$ W, while  $V_{\rm out}$  settles to 1.01 V. In the last case [Fig. 11(d)], a continuous mode operation for a capacitive load is demonstrated, in which the instantaneous  $P_{\rm Load}$  is more than  $P_{\rm out}$ . VDDH is still regulated while  $V_{\rm out}$  remains above 0.9 V.

In Fig. 12, another test case is shown to demonstrate the switching between power delivery modes. The system is initially locked at the MPP for an internal 60 k $\Omega$  test resistor with an input voltage of 0.4 V and input power of 12  $\mu$ W. The load is then changed to an external 1-M $\Omega$  resistor. Since  $P_{\rm out}$  becomes greater than  $P_{\rm Load}$ , the power is continuously delivered to the load and the output voltage settles at 1.4 V until the load is changed back to the internal test resistor.

In an *in vitro* experiment, a pair of BFCs with a 2-mm diameter, similar to [23] is used to extract energy in a 20 mM lactate solution [Fig. 13(a)]. The OC voltage is initially 0.56 V with approximately 5.9  $\mu$ W of average input power. The circuit performs cold startup and locks at the MPP with 3.1  $\mu$ W of average power delivered to an internal 60-k $\Omega$  test resistor. The OC voltage degrades to 0.39 V after 10 min and then to 0.25 V after 30 min, while the chip continues its operation [Fig. 13(b) and (c)]. After 30 min, the system stops operating since the input voltage decreases below 0.25 V. In this case, the lifetime of the continuous operation could be improved using a more concentrated solution or larger electrodes.

The die micrograph and the printed circuit board (PCB) are shown in Fig. 14. The chip and the wire-bonds are encapsulated with polydimethylsiloxane (PDMS) to avoid short circuit connections when dipped into the lactate solution. A power efficiency plot for a  $V_{\rm S}$  of 0.3 and 0.39 V at steady state is provided in Fig. 15(a). This plot shows a reliable operation over a wide range of output power. The end-to-end power efficiency is kept above 70% for loading powers from 1 to 12  $\mu$ W, which verifies the compatibility of the energy harvester chip with BFC power levels. At higher average output power levels, a decrease in efficiency is observed, which is due to a transition to the continuous power delivery mode and an increase in VDDH (hence VDDL). This increase results in excessive internal power consumption and non-optimal overall efficiency. In Fig. 15(b), measured results for power




Fig. 13. (a) *In vitro* measurement test setup with lactate BFC, demonstrating cold startup and MPPT. (b) Harvesting operation with tracing the source OC voltage degradation from 0.56 to 0.25 V over 30 min. (c) MPPT lock after 10 and 30 min.




Fig. 14. 65-nm CMOS chip micrograph and the PCB with BFC and the chip.

efficiency versus various loading condition ratios are provided. The results show a flat efficiency response, which verifies that the performance is independent of loading conditions due to load regulation at higher loading ratios.

A power breakdown for the internal circuitry is provided in Fig. 16, for a 220-nW total average power consumption at the peak efficiency. A major portion of the power is consumed by the level shifters, which in fact, indicates that the total power consumption would have increased significantly, if the internal voltage supply had not been down-converted. In fact, the total internal power consumption is estimated to increase

TABLE I	
ERFORMANCE SUMMARY AND COMPARISON	

	JSSC'18 [24]	VLSI'15 [25]	JSSC'15 [26]	JSSC'18 [27]	JSSC'16 [31]	JSSC'18 [32]	TCAS-I'18 [35]	This Work
Technology	65 nm	0.18 μm	0.18 μm	28 nm	0.18 μm	65 nm	0.18 μm	65 nm
Fully Integrated	External Cap	External Inductor	10 μH Inductor	10 μH Inductor	Yes	Yes	Yes	Yes
Source Type	BFC	Solar Cell	PV	PV / TEG / BFC / Battery	TEG / PV	TEG / PV	PV	BFC
Topology	Duty-cycled	Inductive Buck/Boost	Inductive Buck/Boost	Inductive Buck/Boost	Boost SCPC	Boost SCPC	Boost SCPC	Boost + Buck SCPC
MPPT	Matched resisor	Manual	Yes	2D	2D	3D	2D	2D
Output Voltage (V)	0.3	1	1V, 1.8V and 3V	0.4 - 1.4	3.3	1	1.2 - 1.8	0.9 – 1.5
Input Voltage Range (V)	0.3 - 0.5	0.14 - 0.62	1	0.2 - 0.5	0.45 - 3	0.35 - 1	0.5 - 1.8	0.25 - 1
Min Cold startup (V)	0.3	0.33	No cold startup	Yes	2.1	0.35	0.72	0.39
Frequency Range	100 Hz	N/A	10 kHz	< 500 kHz	27 kHz – 1 MHz	19 kHz – 16 MHz	25 kHz – 1 MHz	100 kHz – 2 MHz
Throughput Power (μW)	400 – 800	10nW - 1μW	1mW - 10mW	1μW – 60mW	< 50	0.1 – 300	5.9 – 35.1	1 – 100
Peak Efficiency	N/A evel	84% @ 0.62V and P <sub>in</sub> =1μW	83% @ 100μW	89% @ 20mW	81% @ 1.2V and 16μW	88% @ 0.85V and 200μA	72% @ 1.2V and 35μW	86% @ 0.39V and 1.34μW
Efficiency at BFC-level source power				76% @ 1μW	42% @ 0.6V and 1μW	70% @ 0.5V and 5μA	66% @ 0.9V and 6μW	80.4% @ 0.4V and 5.5μW
Chip Active area (mm²)	0.58*	9	4.62	0.5	2.89*	0.54	0.55	1.4

<sup>\*</sup> Estimated from provided figures




Fig. 15. (a) Measured efficiency plots of the energy harvester. (b) Measured power efficiency versus loading condition ratio.




Fig. 16. Simulated power breakdown of the internal circuitry.

by 68%, considering the power scaling of the low-voltage core for both dynamic and leakage power.

In Fig. 17(a), the measured frequencies and power consumptions of the DCO are provided at a 0.4 V supply for all configuration bits. The frequency range is measured to be approximately 600 kHz with highest at 836 kHz while dissipating 35.5 nW of power. In Fig. 17(b), simulated power consumption and frequency range of the DCO are provided when the voltage supply (VDDL) is swept from 0.25 to 0.45 V. The DCO stops oscillating at 0.25 V with




Fig. 17. (a) Measured DCO frequency and power consumption versus configuration bits. (b) Simulated frequency and power consumption of the DCO versus supply voltage for the lowest and highest bit configurations. (c) Simulated process and temperature variations for DCO frequency at bit configurations of 0000 and 1111. (d) Simulated process and temperature variations for DCO power consumption at bit configurations of 0000 and 1111.

lowest configuration bits, which can be improved by making the leakage current paths stronger at the lowest bit configuration. Fig. 17(c) and (d) shows process and temperature variation effects on the DCO frequency and power consumption at 0.4-V supply. The shaded areas in Fig. 17(c) show the covered frequency ranges by the DCO at each process

corner. For a more robust performance across process corners, the number of control bits could be extended to increase the overlap of the shaded areas. Furthermore, LVT transistors could be replaced with HVT with the tradeoff of oscillation failure at lower supplies.

#### VII. CONCLUSION

In this article, we present an energy harvester chip that performs cold startup with a minimum input voltage of 0.39 V utilizing a startup enhancement block. As the operation continues, the system can trace input voltage changes to as low as 0.25 V. Table I shows the overall performance of the energy harvester system in comparison with the prior art. The energy harvester chip achieves a superior efficiency with less than 0.4 V of input voltage and 5.5  $\mu$ W of average output power.

#### ACKNOWLEDGMENT

The authors would like to thank the contributions of S. Sharma, S. Shah, and F. Aghlmand from Mixed-mode Integrated Circuits and Systems (MICS) Laboratory, California Institute of Technology (Caltech) and Caltech High-speed Integrated Circuits (CHIC) Laboratory, Caltech, members for their help with prototype printed circuit board (PCB) fabrication; and Muse Semiconductor for chip fabrication.

#### REFERENCES

- [1] G.-Z. Yang *et al.*, "The grand challenges of Science Robotics," *Sci. Robot.*, vol. 3, Jan. 2018, Art. no. eaar7650.
- [2] T. Someya and M. Amagai, "Toward a new generation of smart skins," Nature Biotechnol., vol. 37, no. 4, pp. 382–388, Apr. 2019.
- [3] S. Xu et al., "Soft microfluidic assemblies of sensors, circuits, and radios for the skin," Science, vol. 344, no. 6179, pp. 70–74, Apr. 2014.
- [4] S. I. Rich, R. J. Wood, and C. Majidi, "Untethered soft robotics," *Nature Electron.*, vol. 1, no. 2, pp. 102–112, Feb. 2018.
- [5] M. L. Hammock, A. Chortos, B. C.-K. Tee, J. B.-H. Tok, and Z. Bao, "25th anniversary article: The evolution of electronic skin (E-Skin): A brief history, design considerations, and recent progress," *Adv. Mater.*, vol. 25, no. 42, pp. 5997–6038, Nov. 2013.
- [6] C. Laschi, B. Mazzolai, and M. Cianchetti, "Soft robotics: Technologies and systems pushing the boundaries of robot abilities," *Sci. Robot.*, vol. 1, no. 1, Dec. 2016, Art. no. eaah3690.
- [7] S. Park et al., "Self-powered ultra-flexible electronics via nanograting-patterned organic photovoltaics," *Nature*, vol. 561, no. 7724, pp. 516–521, Sep. 2018.
- [8] W. Zeng, L. Shu, Q. Li, S. Chen, F. Wang, and X.-M. Tao, "Fiber-based wearable electronics: A review of materials, fabrication, devices, and applications," Adv. Mater., vol. 26, no. 31, pp. 5310–5336, Aug. 2014.
- [9] A. M. Zamarayeva et al., "Flexible and stretchable power sources for wearable electronics," Sci. Adv., vol. 3, Jun. 2017, Art. no. e1602051.
- [10] J. Li, J. Zhao, and J. A. Rogers, "Materials and designs for power supply systems in skin-interfaced electronics," *Accounts Chem. Res.*, vol. 52, no. 1, pp. 53–62, Jan. 2019.
- [11] A. Agarwal et al., "A 4 μW, ADPLL-based implantable amperometric biosensor in 65 nm CMOS," in Proc. Symp. VLSI Circuits, Kyoto, Japan, 2017, pp. C108–C109.
- [12] H. Lyu, P. Gad, H. Zhong, V. Reggie Edgerton, and A. Babakhani, "A 430-MHz wirelessly powered implantable pulse generator with intensity/rate control and Sub-1 μA quiescent current consumption," *IEEE Trans. Biomed. Circuits Syst.*, vol. 13, no. 1, pp. 180–190, Feb. 2019.
- [13] Z. Lou, L. Li, L. Wang, and G. Shen, "Recent progress of self-powered sensing systems for wearable electronics," *Small*, vol. 13, pp. 1701791–1701818, Dec. 2017.
- [14] A. J. Bandodkar et al., "Battery-free, skin-interfaced microfluidic/electronic systems for simultaneous electrochemical, colorimetric, and volumetric analysis of sweat," Sci. Adv., vol. 5, no. 1, Jan. 2019, Art. no. eaav3294.

- [15] J. Chen et al., "Micro-cable structured textile for simultaneously harvesting solar and mechanical energy," *Nature Energy*, vol. 1, no. 10, pp. 16138–16146, Oct. 2016.
- [16] F. Suarez, A. Nozariasbmarz, D. Vashaee, and M. C. Öztürk, "Designing thermoelectric generators for self-powered wearable electronics," *Energy Environ. Sci.*, vol. 9, no. 6, pp. 2099–2113, 2016.
- [17] R. A. Escalona-Villalpando, E. Ortiz-Ortega, J. P. Bocanegra-Ugalde, S. D. Minteer, J. Ledesma-García, and L. G. Arriaga, "Clean energy from human sweat using an enzymatic patch," *J. Power Sources*, vol. 412, pp. 496–504, Feb. 2019.
- [18] A. J. Bandodkar et al., "Soft, stretchable, high power density electronic skin-based biofuel cells for scavenging energy from human sweat," Energy Environ. Sci., vol. 10, no. 7, pp. 1581–1589, 2017.
- [19] G. A. Dienel and L. Hertz, "Glucose and lactate metabolism during brain activation," J. Neurosci. Res., vol. 66, no. 5, pp. 824–838, Dec. 2001.
- [20] L. F. Barros, "Metabolic signaling by lactate in the brain," *Trends Neurosciences*, vol. 36, no. 7, pp. 396–404, Jul. 2013.
- [21] X. Xiao et al., "Tackling the challenges of enzymatic (Bio)Fuel cells," Chem. Rev., vol. 119, no. 16, pp. 9509–9558, Aug. 2019.
- [22] W. Jia, G. Valdés-Ramírez, A. J. Bandodkar, J. R. Windmiller, and J. Wang, "Epidermal biofuel cells: Energy harvesting from human perspiration," *Angew. Chem. Int. Ed.*, vol. 52, no. 28, pp. 7233–7236, Jul. 2013.
- [23] Y. Yu *et al.*, "Biofuel-powered soft electronic skin with multiplexed and wireless sensing for human-machine interfaces," *Sci. Robot.*, vol. 5, no. 41, Apr. 2020, Art. no. eaaz7946.
- [24] A. F. Yeknami et al., "A 0.3-V CMOS Biofuel-cell-powered wireless glucose/lactate biosensing system," *IEEE J. Solid-State Circuits*, vol. 53, no. 11, pp. 3126–3139, Nov. 2018.
- [25] D. El-Damak and A. P. Chandrakasan, "Solar energy harvesting system with integrated battery management and startup using single inductor and 3.2nW quiescent power," in *Proc. Symp. VLSI Circuits (VLSI Circuits)*, Kyoto, Japan, Jun. 2015, pp. C280–C281.
- [26] G. Yu, K. W. R. Chew, Z. C. Sun, H. Tang, and L. Siek, "A 400 nW single-inductor dual-input-tri-output DC-DC buck-boost converter with maximum power point tracking for indoor photovoltaic energy harvesting," *IEEE J. Solid-State Circuits*, vol. 50, no. 11, pp. 2758–2772, Nov. 2015.
- [27] S. S. Amin and P. P. Mercier, "MISIMO: A multi-input single-inductor multi-output energy harvesting platform in 28-nm FDSOI for powering Net-Zero-Energy systems," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3407–3419, Dec. 2018.
- [28] S. Bandyopadhyay, P. P. Mercier, A. C. Lysaght, K. M. Stankovic, and A. P. Chandrakasan, "A 1.1 nW energy-harvesting system with 544 pW quiescent power for next-generation implants," *IEEE J. Solid-State Circuits*, vol. 49, no. 12, pp. 2812–2824, Dec. 2014.
- [29] S. Bandyopadhyay and A. P. Chandrakasan, "Platform architecture for solar, thermal, and vibration energy combining with MPPT and single inductor," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 2199–2215, Sep. 2012.
- [30] L. Lin, S. Jain, and M. Alioto, "Multi-sensor platform with five-order-of-magnitude system power adaptation down to 3.1 nW and sustained operation under moonlight harvesting," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2020, pp. 1–2.
- [31] X. Liu, L. Huang, K. Ravichandran, and E. Sanchez-Sinencio, "A highly efficient reconfigurable charge pump energy harvester with wide harvesting range and two-dimensional MPPT for Internet of Things," *IEEE J. Solid-State Circuits*, vol. 51, no. 5, pp. 1302–1312, May 2016.
- [32] K. Rawy, T. Yoo, and T. T.-H. Kim, "An 88% efficiency 0.1–300μW energy harvesting system with 3-D MPPT using switch width modulation for IoT smart nodes," *IEEE J. Solid-State Circuits*, vol. 53, no. 10, pp. 2751–2762, Oct. 2018.
- [33] H. Gi, J. Park, Y. Yoon, S. Jung, S. J. Kim, and Y. Lee, "A soft-charging-based SC DC–DC boost converter with conversion-ratio-insensitive high efficiency for energy harvesting in miniature sensor systems," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 10, pp. 3601–3612, Oct. 2020.
- [34] K. Hayashi et al., "A 385 μm × 385 μm 0.165 v 0.27 nW fully-integrated supply-modulated OOK CMOS TX in 65 nm CMOS for glasses-free, self-powered, and Fuel-Cell-Embedded continuous glucose monitoring contact lens," in Proc. IEEE Biomed. Circuits Syst. Conf. (BioCAS), Oct. 2018, pp. 1–4.
- [35] X. Liu, K. Ravichandran, and E. Sanchez-Sinencio, "A switched capacitor energy harvester based on a single-cycle criterion for MPPT to eliminate storage capacitor," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 2, pp. 793–803, Feb. 2018.

- [36] W. Jung et al., "An ultra-low power fully integrated energy harvester based on self-oscillating switched-capacitor voltage doubler," *IEEE J. Solid-State Circuits*, vol. 49, no. 12, pp. 2800–2811, Dec. 2014.
- [37] J. Riad, J. J. Estrada-Lopez, I. Padilla-Cantoya, and E. Sanchez-Sinencio, "Power-scaling output-compensated three-stage OTAs for wide load range applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 7, pp. 2180–2192, Jul. 2020.
- [38] N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed. Reading, MA, USA: Addison-Wesley, 2011, pp. 185–197.



Arian Hashemi Talkhooncheh (Graduate Student Member, IEEE) received the B.Sc. degree in electrical engineering from the Sharif University of Technology, Tehran, Iran, in 2015, and the M.Sc. degree from the California Institute of Technology (Caltech), Pasadena, CA, USA, in 2016, where he is currently pursuing the Ph.D. degree in electrical engineering with special interests in analog/mixed-signal IC design for high-speed optical interconnects and biomedical applications.

Mr. Hashemi Talkhooncheh was a recipient of the IEEE Custom Integrated Circuits Conference (CICC) Best Student Paper Award in 2020. He holds the National Gold Medal and an International Silver Medal of the Olympiad on Astronomy and Astrophysics in 2010 and 2011.



You Yu received the B.Sc. degree in chemistry from Jilin University, Changchun, China, in 2012, and the Ph.D. degree in analytical chemistry from the Changchun Institute of Applied Chemistry, Chinese Academy of Sciences, Beijing, China, in 2017.

He has been a Post-Doctoral Fellow of medical engineering with the California Institute of Technology (Caltech), Pasadena, CA, USA, since 2017. His scientific interests focus on wearable electronics, flexible biosensors, and biofuel cells.



Abhinav Agarwal (Member, IEEE) received the B.Sc. degree in electronics and communication engineering from the IIT Guwahati, Guwahati, India, in 2013, and the M.Sc. degree in electrical engineering from the California Institute of Technology (Caltech), Pasadena, CA, USA, in 2014.

He is currently a Member of Technical Staff with Forza Silicon (Ametek Inc.), Pasadena, working on designing CMOS image sensors. His research interests include mixed-signal IC design with emphasis on energy harvesting, wireless power delivery, and

low-power data telemetry for implantable biomedical devices.

Mr. Agarwal received the IEEE Solid State Circuits Society Student Travel Grant for presenting an article at the Very Large Scale Integration (VLSI) Symposium on Circuits and Technology in 2017 and an Honorable Mention in the Institute-Wide Best Teaching Assistant Award at Caltech in 2016.



William Wei-Ting Kuo (Graduate Student Member, IEEE) received the B.S. degree in electronics engineering from National Chiao Tung University (NCTU), Hsinchu, Taiwan, in 2016, and the M.S. degree in electrical engineering from the California Institute of Technology (Caltech), Pasadena, CA, USA, in 2018.

From 2016 to 2017, he served as a Substitute Military Service Draftee at the Ministry of Justice, Taiwan. He is currently a Graduate Student in electrical engineering at Caltech.



Kuan-Chang (Xavier) Chen (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from National Taiwan University (NTU), Taipei, Taiwan, in 2011, and the M.S. degree in electrical engineering from Stanford University, Stanford, CA, USA, in 2014. He is currently pursuing the Ph.D. degree in electrical engineering with the California Institute of Technology (Caltech), Pasadena, CA, USA, with special emphasis on analog and mixed-signal circuits and systems.

Mr. Chen was a recipient of the 2015 Henry Ford II Scholar Award at Caltech.



Minwo Wang received the B.S. degree in electrical engineering from the University of Massachusetts Amherst (UMass), Amherst, MA, USA, in 2017, and the M.Sc. degree in electrical engineering from the California Institute of Technology (Caltech), Pasadena, CA, USA, in 2018, where he is currently pursuing the Ph.D. degree in electrical engineering.

From 2016 to 2017, he did research at the UMass Radio Frequency Nanoelectronics Group to develop calibration procedures for cryogenic noise measurements.

Mr. Wang was a recipient of the IEEE Microwave Theory and Techniques Society Undergraduate Scholarship for Spring of 2017.



**Gudrun Hoskuldsdottir** is currently pursuing the B.Sc. degree in engineering physics with the University of Iceland, Reykjavík, Iceland.

As a part of her research with the Mixed-mode Integrated Circuits and Systems (MICS) Laboratory, she was involved in chip characterization of the integrated energy harvester system. She is awarded to participate in the 70th Nobel Lindau Laureate meeting in June 2021 and is going to continue her academic studies at ETH Zurich, Zürich, Switzerland, in fall 2021.

Ms. Hoskuldsdottir was a recipient of the Caltech Summer Undergraduate Research Fellowship (SURF) in 2019.



Wei Gao (Senior Member, IEEE) received the B.S. degree from the Huazhong University of Science and Technology, Wuhan, China, in 2007, the master's degree from Tsinghua University, Beijing, China, in 2009, and the Ph.D. degree in chemical engineering from the University of California at San Diego, San Diego, CA, USA, in 2014, as a Jacobs Fellow and HHMI International Student Research Fellow.

From 2014 to 2017, he was a Post-Doctoral Fellow with the Department of Electrical Engineering and

Computer Sciences, University of California at Berkeley, Berkeley, CA, USA. He is currently an Assistant Professor of medical engineering with the Division of Engineering and Applied Science, California Institute of Technology (Caltech), Pasadena, CA, USA. His research interests include wearable devices, biosensors, flexible electronics, and micro/nanorobotics.

Dr. Gao was a recipient of the IEEE Sensor Council Technical Achievement Award, the Sensors Young Investigator Award, and the ACS Young Investigator Award (Division of Inorganic Chemistry). He was named as a World Economic Forum Young Scientist and one of the MIT Technology Review 35 Innovators Under 35 (TR35).



Azita Emami (Senior Member, IEEE) received the B.S. degree from the Sharif University of Technology, Tehran, Iran, in 1996, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, USA, in 1999 and 2004, respectively.

From 2004 to 2006, she was with the IBM T. J. Watson Research Center, Yorktown Heights, NY, USA, before joining California Institute of Technology (Caltech), Pasadena, CA, in 2007. She is currently the Andrew and Peggy Cherng

Professor of electrical engineering and medical engineering with Caltech and the Heritage Medical Research Institute, Marina Del Rey, CA, Investigator. She also serves as the Executive Officer (Department Head) for electrical engineering. Her research interests include integrated circuits and systems, integrated photonics, wearable and implantable devices for neural recording, neural stimulation, sensing, and drug delivery.

Dr. Emami is also an Associate Editor of the IEEE JOURNAL OF SOLID STATE CIRCUITS (JSSC). She was a Distinguished Lecturer of the IEEE Solid-State Circuits Society (SSCS) from 2017 to 2018.