# Towards High Efficiency and High Power Density Converter: System Level Design, Modulation, and Active EMI Filters 

Hongwu Peng<br>University of Arkansas, Fayetteville

Follow this and additional works at: https://scholarworks.uark.edu/etd
Part of the Controls and Control Theory Commons, and the Power and Energy Commons

## Citation

Peng, H. (2020). Towards High Efficiency and High Power Density Converter: System Level Design, Modulation, and Active EMI Filters. Theses and Dissertations Retrieved from https://scholarworks.uark.edu/etd/3795

This Thesis is brought to you for free and open access by ScholarWorks@UARK. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of ScholarWorks@UARK. For more information, please contact ccmiddle@uark.edu.

Towards High Efficiency and High Power Density Converter: System Level Design, Modulation, and Active EMI Filters

# A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering 

by

Hongwu Peng
Huazhong University of Science and Technology
Bachelor of Science in Electrical and Electronics Engineering, 2018

July 2020
University of Arkansas

This thesis is approved for recommendation to the Graduate Council.

Fang Luo, Ph.D.
Thesis Director

Yue Zhao, Ph.D.
Committee member

Roy McCann, Ph.D.
Committee member


#### Abstract

Power converter exposes strong challenges to its efficiency, power density and reliability. For the grid-connected inverter application, three-level (3-L) T-type neutral-point-clamped (TNPC) inverters has higher efficiency and lower total harmonic distortion (THD) compared to two-level inverter. Hybrid switch concept combines the benefit of both silicon carbide ( SiC ) MOSFET and Si IGBT. By applying hybrid switch structure in 3-L T-type inverter, the total power density of 3-L TNPC inverter will be higher while the cost will be lower than that of all-SiC 3-L T-type inverter. The hybrid switch based 3-L TNPC inverter also imposes challenge to its modulation and control, a propoer modulation and control shceme need to be chosen to enable better inverter performance in terms of efficiency, neutral point balancing and electromagnetic interference (EMI). Morever, to shrink the EMI filter size for the power converter, an active EMI filter (AEF) structure is proposed. The proposed AEF provides superior performance than any of the conventional passive EMI filter and the existing AEFs. In this work, the system level design and testing of a 30 kW grid-connected 3-L T-type inverter with hybrid switch structure is discussed. Then, an improved space vector modulation (SVM) has been proposed, which enables neutral-point balancing (NPB) control in the proposed hybrid-switch-based TNPC inverters with loss and common-mode voltage reduction. Finally, the design, modelling, and testing of the proposed AEF is demonstrated.


## Acknowledgment

I would like to thank Dr.Fang Luo for offering me the chance to fulfill my master's degree under his supervision. I'm grateful for the training and advice he has provided to me as a graduate student.

I would like to thanks my committee members Dr. Yue Zhao and Dr. Roy McCann for the support the suggestion to improve my work in master thesis.

I would like to thank my lab colleagues for helping me with the learning and testing. Without them, I would not have finished such many projects in this two year journey. I would like to thank Zhao Yuan, Balaji Narayanasamy, Asif Imran Emon, Amol Deshpande, Riya Paul, and all undergraduate and graduate students who worked with me in the past 2 years.

## Dedication

This work is dedicated to my parents (names are not included for privacy) for supporting me through childhood to adult. I am also thankful to my future wife for not being present in my life till now, so I could dedicated on research.

## Table of Contents

1 Introduction ..... 1
2 Practical Design and Evaluation of a High Efficiency 30-kVA Grid Connected PV In- verter with Hybrid Switch Structure ..... 3
2.1 Abstract ..... 3
2.2 Introduction ..... 3
2.3 System Level Design and Optimization ..... 4
2.3.1 Inverter Topology and Semiconductor Stage Evaluation ..... 6
2.3.2 LCL filter Design ..... 8
2.3.3 DC-link capacitor ..... 13
2.4 Hardware Development and Experiment ..... 14
2.5 Conclusion ..... 17
2.6 Bibliography ..... 19
3 Space Vector Modulation for Neutral-Point Balancing Control in Hybrid -Switch-Based T-type Neutral-Point-Clamped Inverters With Loss and Common-Mode Voltage Reduction ..... 21
3.1 Abstract ..... 21
3.2 Introduction ..... 21
3.3 Analysis of Different Modulation on Hybrid Switch Based 3-Phase 3-L TNPC ..... 24
3.3.1 Preferred Switch Pairs in Terms of Switching Loss Reduction ..... 25
3.3.2 Common Mode Voltage of 3L TNPC Inverter ..... 26
3.3.3 Switching Loss Reduction, NPB, and CM Voltage Analysis for Different SVM Schemes ..... 27
3.4 Experimental Test and Loss Breakdown ..... 30
3.5 Conclusion ..... 37
3.6 Bibliography ..... 39
4 Selective Digital Active EMI filtering using Resonant Controller ..... 43
4.1 Abstract ..... 43
4.2 Introduction ..... 43
4.3 Active EMI filter Topology and System Level Modeling ..... 46
4.4 Detailed Modeling of Digital Resonant Controller and Circuit Elements ..... 49
4.4.1 Discretization Methods of Resonant Controller ..... 50
4.4.2 Gain Selection for Resonant Controller ..... 51
4.4.3 Modeling of The High Pass Filter ..... 52
4.4.4 modeling of the ADC and DAC Sampling System ..... 53
4.5 Design Example of the Proposed Concept and VNA Measurement for Stability Analysis ..... 54
4.6 Experimental Results ..... 59
4.6.1 Small-Signal EMI Test ..... 59
4.6.2 Converter EMI Test Results ..... 60
4.7 Acknowledgment ..... 62
4.8 Bibliography ..... 63
5 Conclusion and Future Work ..... 65
A List of published and submitted work ..... 66

## List of Figures

Fig. 2.1: A hybrid switch based TNPC structure[4] ..... 4
Fig. 2.2: $\quad$ Three phase grid connected inverter ..... 5
Fig. 2.3: Design methodology ..... 5
Fig. 2.4: Evaluated converter topologies: (a) 2-L 3 phase inverter (b) 3-L 3 phase NPC inverter (c) 3-L 3 phase TNPC inverter (d) 3-L 3 phase TNPC inverter with hybrid switch structure ..... 7
Fig. 2.5: $\quad$ Semiconductor stage efficiency comparison ..... 10
Fig. 2.6: LCL filter design in frequency domain: (a) attenuation of LCL filter comparing to required attenuation (b) zoom in of low frequency range ..... 11
Fig. 2.7: Hardware prototype for 3 phase 3-L inverter with hybrid switch structure: (a) Structure of 3-L TNPC phase leg (b) Top view of prototype (c) 3-phase 3-L TNPC inverter ..... 15
Fig. 2.8: $\quad$ DPT test waveform for $T_{4}$ device: (a) Turn on transient of $T_{4}$ position (b) Turn off transient of $T_{4}$ position ..... 15
Fig. 2.9: Continuous test for 3 phase 3-L TNPC prototype: (a) Test setup for 3 phase testing (b) Testing waveform ..... 16
Fig. 2.10: Resistive load testing setup ..... 16
Fig. 2.11: Resistive load testing: (a) Resistive load testing schematic (b) Resistive load testing waveform ..... 17
Fig. 2.12: Thermal image of the resistive load test: (a) original test setup (b) thermal image 18
Fig. 2.13: Efficiency measurement of the inverter: (a) Efficiency measurement setup (b) Efficiency measured ..... 18
Fig. 3.1: $\quad$ Structure of the hybrid switch ..... 22
Fig. 3.2: T-type inverter with hybrid switch structure 1 [13] ..... 22
Fig. 3.3: T-type inverter with hybrid switch structure 2 [21] ..... 23
Fig. 3.4: Different switching transitions when the phase output is positive or neutral: (a) Switch transition 1 (Positive phase current) (b) Switch transition 2 (Positive phase current) (c) Switch transition 3 (Negative phase current) (d) Switch transition 4 (Negative phase current)25
Fig. 3.5: Three-phase 3-L TNPC model with the parasitic capacitor ..... 27
Fig. 3.6: Three-phase 3-L TNPC CMV path ..... 27
Fig. 3.7: Three-phase three-level space vector hexagon ..... 28
Fig. 3.8: $\quad$ Switching loss information for SiC MOSFET position and Si IGBT position ..... 30
Fig. 3.9: Test setup of DPT ..... 31
Fig. 3.10: Loss breakdown of semiconductor devices at different power factors: (a) Loss breakdown when $\mathrm{PF}=1$ (b) Loss breakdown when $\mathrm{PF}=0.9$ (c) Loss breakdown when $\mathrm{PF}=0.8$ (d) Loss breakdown when $\mathrm{PF}=0.7$ ..... 32
Fig. 3.11: Neutral point ripple voltage ..... 33
Fig. 3.12: Phase leg output voltage, phase current, NP voltage, and CM voltage wave- form when $\mathrm{PF}=0.8$ : (a) Waveform for the SVM 1 (b) Waveform for the SVM 2 (c) Waveform for improved SVM 2 ..... 34
Fig. 3.13: Trade-off between NPB and loss performance for improved SVM 2 ..... 35
Fig. 3.14: $\quad$ CMV and phase voltage spectrum at different power factors: (a) CMV when $\mathrm{PF}=1$ (b) Phase voltage spectrum when $\mathrm{PF}=1$ (c) CMV when $\mathrm{PF}=0.8$ (d) Phase voltage spectrum when $\mathrm{PF}=0.8$ ..... 36
Fig. 4.1: Proposed digital active EMI filter with the resonant controller: (a) Digital ac- tive EMI filter based on VSCC topology (b) Resonant controller built in FPGA ..... 44
Fig. 4.2: VSCC AEF topology: (a) Simplified VSCC AEF topology (b) Equivalent cir- cuit of VSCC AEF topology ..... 47
Fig. 4.3: Block diagram of the VSCC DAEF system: (a) System block diagram (Sens- ing and FPGA processing stage are collapsed into $R_{j t}$ ) (b) Equivalent system block diagram (c) Sensing and FPGA processing stage block diagram ..... 48
Fig. 4.4: Gain and phase comparison of different discretization methods: (a) Compari- son within 10 kHz to 10 MHz (b) Comparison within 145 kHz to 155 kHz ..... 51
Fig. 4.5: Loop gain without resonant controller ..... 56
Fig. 4.6: The bode plot of each transfer function. ..... 57
Fig. 4.7: Loop gain with the resonant controller ..... 58
Fig. 4.8: Insertion loss measurement setup ..... 58
Fig. 4.9: Insertion loss measurement of DAEF implementation ..... 59
Fig. 4.10: Experiment setup: (a) Equivalent circuit for experiment setup (b) Picture for experiment setup ..... 60
Fig. 4.11: $\quad$ Small-signal test of proposed DAEF under different noise source condition:
(a) Test under $\mathrm{D}=0.5$ condition (b) Test under $\mathrm{D}=0.3$ condition ..... 61
Fig. 4.12: Converter EMI test result ..... 61

## List of Tables

TABLE 2.1: Design targets for 3 phase inverter . . . . . . . . . . . . . . . . . . . . . . . . 5
TABLE 2.2: Switching loss table for 3-L TNPC inverter . . . . . . . . . . . . . . . . . . . . 6
TABLE 2.3: Power semiconductors used in the evaluation . . . . . . . . . . . . . . . . . . . 7
TABLE 2.4: Parameter used in the loss calculation . . . . . . . . . . . . . . . . . . . . . . . 8
TABLE 2.5: Loss calculation for different topologies (single phase) . . . . . . . . . . . . . . 9
TABLE 2.6: IEEE 1547 and IEEE 519 grid-tied inverter harmonics requirement . . . . . . . 10

TABLE 3.1: Current dependent operation of the hybrid-switch-based inverter [12] . . . . . . 22
TABLE 3.2: CMV of space vectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
TABLE 3.3: Small vector’s influence on NP potential . . . . . . . . . . . . . . . . . . . . . 27
TABLE 3.4: Space Vector Choice and Alignment in Sector 3 . . . . . . . . . . . . . . . . . 29
TABLE 3.5: Space Vector Choice and Alignment in Sector 2 . . . . . . . . . . . . . . . . . 29
TABLE 3.6: Device Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

## List of Publications

1. H. Peng et al., "Practical Design and Evaluation of a High Efficiency 30-kVA Grid Connected PV Inverter with Hybrid Switch Structure", accepted for publication in 2020 IEEE Energy Conversion Congress and Exposition (ECCE)
Chapter 2 is made up of this paper
2. H. Peng et al., 'Improved space vector modulation for neutral-point balancing control in hybrid-switch-based T-type neutral-point-clamped inverters with loss and common-mode voltage reduction," in CPSS Transactions on Power Electronics and Applications, vol. 4, no. 4, pp. 328-338, Dec. 2019.
doi: 10.24295/CPSSTPEA.2019.00031.
Chapter 3 is made up of this paper
3. H. Peng, B.Narayanasamy, Z.Yuan, A. Imran and F. Luo, "Selective Digital Active EMI filtering using Resonant Controller", submitted for review in IEEE Transactions on Power Electronics, Under review Chapter 4 is made up of this paper

## 1 Introduction

The power converter is heading towards higher power density, higher efficiency while having high reliability. Power converters are indispensable in automotive, aerospace, renewable energy applications as the motor drive inverter or grid-connected inverter. In data-centers and cloud infrastructure, rectifier and DC-DC converters are an essential part of the power supply. Within those applications, high power density, high efficiency, reliability are critical factors in the power architecture design.

Within the inverter topology, 3-L topology gradually draws attention from academia and industry (automotive, aerospace, renewable energy applications) due to its superior performance than the conventional two-level (2-L) topology. For the same device and configuration, 3-L topology provides higher efficiency, lower THD, and smaller passive filter size. Detailed system-level modeling and prototype building are available in the literature. The primary design issues for the 3-L inverter include but not limited to semiconductor selection, DC-link capacitor selection, output and input filter design, and hardware design.

Among wide bandgap (WBG) semiconductor devices, two materials suitable for power electronic applications are SiC MOSFET and GaN devices. However, the die size is still a bottleneck for WBG devices, which limited its application in high power applications. The benefits and challenges in paralleling WBG devices are available in the literature. The cost will increase dramatically if WBG devices are used in parallel. In order to overcome the higher cost, some literature proposes using the hybrid-switch structure. In the hybrid-switch structure, the principle is to parallel Si IGBT with $\operatorname{SiC}$ MOSFET for higher current rating applications to ensure low cost. However, the gate driver and the modulation strategy of such paralleling devices are complicated. Furthermore, in mixed switch combinations, the key idea for mixed switch combinations is to re-
place the Si IGBT with SiC MOSFET only in some switch positions within the topology, which enables the benefit of high efficiency, lower cost, and simple structure.

Furthermore, the combination of 3-L topology with mixed switch structure, features high efficiency, low cost, and simple structure. However, this structure has not been thoroughly investigated in 3 phase application yet. Within the 3 phase application, the main challenges will be system-level optimization and control and modulation. In this study, the system-level optimization is first introduced and follows the control and modulation of the proposed topology.

Lastly, when power electronics products are sold in the market, the converter or inverter itself needs to pass specific conducted emission standards. For solving electromagnetic interference (EMI) issues within the converter or inverter, EMI filter is introduced. Conventionally, the EMI filter occupies around $30 \%$ of system volume while it becomes a bottleneck for the converter to gain higher power density. Thus, active EMI filter (AEF) are used for reducing the filter size. There are feedforward and feedback types of AEFs. For most of the offshore AEFs, the attenuation was limited 24 dB . In this study, a resonant controller-based voltage sensing current cancellation (VSCC) active EMI filter is pushing the attenuation 45 dB , which is 21 dB higher than the offshore AEFs.

This work is to solve the current issues within 3-L TNPC topology with hybrid-switch structure and active EMI filter. In Chapter 2, a system-level modeling, design, and testing of 3L TNPC topology with hybrid switch structure is carried out. In Chapter 3, the modulation and control of 3-L TNPC topology with hybrid-switch structure is introduced. The active EMI filter is discussed, and resonant-controller based VSCC active EMI filter is introduced in Chapter 4. Finally, Chapter 5 gives the conclusion and future work.

# 2 Practical Design and Evaluation of a High Efficiency 30-kVA Grid Connected PV Inverter with Hybrid Switch Structure 

Hongwu Peng, Zhao Yuan, Dereje Lemma Woldegiorgis, Asif Imran Emon, Balaji Narayanasamy, Yusi Liu, Fang Luo, Alan Mantooth, Simon S. Ang, and Haider Ghazi Mhiesan

### 2.1 Abstract

Photovoltaic (PV) grid-connected inverter exposes strong challenges to its efficiency, power density and reliability. This paper presents the design and test of a 30 kVA grid-connected inverter. The designed inverter achieved peak efficiency of $99.3 \%$ and a specific power of $2 \mathrm{~kW} / \mathrm{L}$ by using a hybrid switch based three-level (3-L) T-type neutral point clamped (TNPC) topology. The hardware prototype presents excellent dynamic current and thermal distribution.

### 2.2 Introduction

Photovoltaic sources are a promising and emission free renewable energy source [1], and grid connected inverters are one of the main units within the PV grid connected system. With the growth of wide bandgap (WBG) devices [2] such as SiC MOSFETs and GaN high-electronmobility transistors (HEMT), grid-connected inverters realize benefits of smaller size, lower weight, and lower loss. Hybrid switch based converters [3-5] have merits of low conduction loss as well as low cost.

Two-level (2-L) inverters, 3-L neutral-point-clamped (NPC) inverters, and 3-L TNPC inverters are three typical inverter topologies for grid-connected application and will be compared in this paper. a 3-L TNPC with hybrid switch structure is then chosen for its superior performance


Fig. 2.1: A hybrid switch based TNPC structure[4]
under high switching frequency scenarios. A 3 phase TNPC with hybrid switch structure is then built and tested. Dynamic current sharing between devices [6] is ensured by adopting switching cell method. Continuous test is performed under full power rating for efficiency and thermal evaluation.

### 2.3 System Level Design and Optimization

Fig. 2.2 shows the grid connected inverter which is to be designed. The design targets are shown in Table 2.1. There are 4 major elements in the inverter system, they are semiconductors (Si IGBTs or SiC MOSFETs), the DC-link capacitor, the output filter, and cooling components. In order to optimize the inverter system's performance, system level modeling need to be carried out in terms of the weight, cost, and loss of the main elements. However, the controller system, sensors, and gate drivers are ignored in the modeling part since they are similar for different designs. The design flowchart is shown in Fig. 2.3, which will be extensively discussed in this section.

TABLE 2.1: Design targets for 3 phase inverter

| Output power $P_{\text {out }}$ | 30 kVA | DC-link voltage $V_{D C}$ | 800 V |
| :---: | :---: | :---: | :---: |
| Ouput line-to-line voltage $V_{L L, r m s}$ | 460 V | Grid frequency $f_{0}$ | 60 Hz |
| Power factor $p f$ | 0.8 to 1 | Efficiency $\eta$ | $99 \%$ |
| Switching frequency $f_{s w}$ | 70 kHz | Modulation techniques | SPWM |



Fig. 2.2: Three phase grid connected inverter


Fig. 2.3: Design methodology

### 2.3.1 Inverter Topology and Semiconductor Stage Evaluation

In this section, four topologies are evaluated: 2-L 3 phase inverter using all-SiC MOSFET, 3-L 3 phase NPC inverter using SiC MOSFET and SiC schottky diode, 3-L 3 phase TNPC inverter using all-SiC MOSFET, and hybrid switch based 3-L 3 phase TNPC inverter. Schematic of those three topologies are shown in Fig. 2.4a to Fig. 2.4d, respectively.
[5] presented that for the high power factor application, clamping leg devices of the 3-L TNPC inverter will be mainly soft switching. For 3-L TNPC inverter, assuming the switching state 1,0 , and -1 represent the phase leg output being clamped to the input positive rail, the input middle point, and the input negative rail respectively. The switching loss table of 3-L TNPC can be given as Table 2.2. When the power factor target of the inverter is high enough, the switching loss of clamping leg is negligible. The hybrid switch based 3-L TNPC structure, which is shown in Fig. 2.4d, utilizes Si IGBT and SiC Schottky diode as clamping leg switches and SiC MOSFET for half-bridge switch positions. With SPWM, the clamping switches are soft-switching under the unity power factor, and thus, the utilization of Si IGBTs does not increase the switching loss. Therefore, the total semiconductor cost of this hybrid switch based 3-L TNPC is lower than that of the all-SiC 3-L TNPC inverter. While the cost is low, the efficiency is higher than that of the all-SiC 3-L TNPC inverter.

TABLE 2.2: Switching loss table for 3-L TNPC inverter

| Switching action | 1 to 0 and 0 to 1 | -1 to 0 and 0 to -1 |
| :---: | :---: | :---: |
| Switching loss ( $I_{p h}>0$ ) | $\begin{gathered} E_{T 1, \text { off, on }}=E_{M o s, o f f, \text { on }} \\ E_{T 3, \text { on }, \text { off }}=0 \end{gathered}$ | $\begin{gathered} E_{T 2, \text { on, off }}=E_{M o s / I G B T, \text { on, off }} \\ E_{T 4, \text { off, on }}=0 \end{gathered}$ |
| Switching loss ( $I_{p h}<0$ ) | $\begin{gathered} E_{T 3, \text { on, off }}=E_{M o s / I G B T, \text { on, off }} \\ E_{T 1, \text { off, on }}=0 \end{gathered}$ | $\begin{gathered} E_{T 4, \text { off, on }}=E_{M o s, \text { off }, \text { on }} \\ E_{T 2, \text { on }, \text { off }}=0 \end{gathered}$ |

To evaluate the performance of four topology candidates mentioned above, On company's semiconductor devices are chosen, detailed devices' parameters are shown in Table 3.6. Conduc-


Fig. 2.4: Evaluated converter topologies: (a) 2-L 3 phase inverter (b) 3-L 3 phase NPC inverter (c) 3-L 3 phase TNPC inverter (d) 3-L 3 phase TNPC inverter with hybrid switch structure
tion and switching characteristics of those devices can be extracted from the datasheet. To achieve target efficiency (99\%) at rated power level (30 kw), 6 SiC MOSFETs, 3 SiC diodes, and 2 Si IGBTs are used in parallel for each switch position.

TABLE 2.3: Power semiconductors used in the evaluation

|  | Voltage | Current | Typical switching loss | Cost p.u.(Mouser) |
| :---: | :---: | :---: | :---: | :---: |
| SiC MOSFET @ On-Semi <br> NTHL080N120SC1 | 1200 V | 31 A | $E_{o n}=258 \mu \mathrm{~J}, E_{\text {off }}=52 \mu \mathrm{~J}$ <br> $@ 800 \mathrm{~V}, 20 A, R_{g}=4.7 \Omega$ | $7.64 \$$ |
| SiC Diode @ On-Semi <br> FFSH2065A-D | 650 V | 20 A | $E_{s w} \approx 0$ (Very low <br> reverse recovery loss) | $5.91 \$$ |
| Si IGBT @ On-Semi <br> FGH40T65SH | 650 V | 40 A | $E_{\text {on }}=1390 \mu \mathrm{~J}, E_{\text {off }}=541 \mu \mathrm{~J}$ <br> $@ 400 \mathrm{~V}, 40 \mathrm{~A}, R_{g}=6 \Omega$ | $2.51 \$$ |

The power losses of semiconductor devices depend on the voltage/current waveforms and control methodologies. For simplicity, the SPWM modulation is utilized, and the output current waveform is assumed to be idealized sinusoidal function. Based on [6-8], the loss information of different topologies can be calculated as Table 2.5, the parameter which is used in the calculation is shown in Table 2.4.

The semiconductor stage efficiency for each topology is shown in Fig. 2.5. The cost of 2-L, 3-L NPC, 3-L TPC, and 3-L TNPC with hybrid switch combination are 275.04 \$, 656.46 \$, 550.08 \$, and 411.54 \$, respectively. 3-L NPC topology has lowest efficiency due to its largest conduction loss. At high switching frequency scenario, 2-L inverter's efficiency drops rapidly due to its high commutation voltage. For 70 kHz switching frequency application, 3-L TNPC has

TABLE 2.4: Parameter used in the loss calculation

| Parameter | Definition |
| :---: | :---: |
| $f_{0}$ | Grid frequency |
| $w$ | Grid angular frequency |
| $P_{\text {cond }, M O S}$ | Conduction loss of MOSFET |
| $P_{\text {cond,diode }}$ | Conduction loss of diode |
| $P_{c o n d, I G B T}$ | Conduction loss of IGBT |
| $P_{s w, M O S}$ | Switching loss of MOSFET |
| $P_{s w, I G B T}$ | Switching loss of IGBT |
| $\varphi$ | Power dactor angle |
| $I_{P K}=\frac{\sqrt{6} P_{\text {Put }}}{3 V_{L \text { orms }}}$ | Peak phase current |
| $i(k)=I_{p k} \cdot \sin \left(\frac{k \cdot f_{0}}{f_{s w}} \cdot 2 \pi-\varphi\right)$ | Transient current |
| $M$ | Modulation index |
| $R_{M O S, o n}$ | Conduction resistance of MOSFET |
| $V_{f w, d i o d e}$ | Forward voltage drop of diode |
| $R_{d i o d e}$ | Conduction resistance of diode |
| $V_{f w, I G B T}$ | Forward voltage drop of IGBT |
| $R_{I G B T}$ | Conduction resistance of IGBT |
| $E_{M O S, o n}(v, i)$ | Switching on energy of MOSFET |
| $E_{M O S, o f f}(v, i)$ | Switching off energy of MOSFET |
| $E_{I G B T, o n}(v, i)$ | Switching on energy of IGBT |
| $E_{I G B T, o f f}(v, i)$ | Switching off energy of IGBT |

highest efficiency among all topologies. Morever, for the unity power factor scenario, efficiency of 3-L TNPC inverter with hybrid switch combination is comparable with that of all-SiC 3-L TNPC inverter. While the efficiency comparable, the cost of 3-L TNPC inverter with hybrid switch combination is much lower than that of all-SiC 3-L TNPC inverter. Thus, 3-L TNPC inverter with hybrid switch combination topology is chosen for semiconductor stage.

### 2.3.2 LCL filter Design

The basic LCL structure can be found in Fig. 2.2. $L_{i n v}, C_{\text {out }}$, and $L_{\text {grid }}$ donate the inverter side inductor, capacitor, and grid side inductor, respectively. The value selection of $L_{i n v}$ depends on the current ripple limitation of inverter output stage. The capacitor will add to the reactive power for the inverter system, normally the reactive power consumed by capacitor is limited to $2 \sim 5 \%$

TABLE 2.5: Loss calculation for different topologies (single phase)

| Topology | Conduction loss |
| :---: | :---: |
| 2-L inverter | $\mathrm{P}_{\text {cond,MOS }}=\frac{1}{\pi} \int_{0}^{\pi} i^{2}(k) R_{M O S, \text { on }} d w t$ (2.1) |
| 3-L NPC <br> inverter | $\begin{gathered} \hline P_{\text {cond }, M O S}=\frac{1}{\pi} \int_{0}^{\pi} i^{2}(k) \cdot R_{M O S, o n} \cdot(1+ \\ M\|\sin (w t)\|) d w t \\ P_{\text {cond,diode }}=\frac{1}{\pi} \int_{0}^{\pi}(1-M\|\sin (w t)\|) . \\ \left(\|i(k)\| V_{f w, \text { diode }}+i^{2}(k) \cdot R_{\text {diode }}\right) d w t(2.3) \\ \hline \end{gathered}$ |
| 3-L TNPC <br> inverter | $\begin{gather*} P_{\text {cond }}=\frac{1}{\pi} \int_{0}^{\pi} i^{2}(k) R_{M O S, o n} \cdot(2- \\ M\|\sin (w t)\|) d w t \tag{2.4} \end{gather*}$ |
| 3-L TNPC inverter with hybrid switch structure | $\begin{gathered} P_{\text {cond }, M O S}=\frac{1}{\pi} \int_{0}^{\pi} i^{2}(k) \cdot R_{M O S, \text { on }} \cdot \\ M\|\sin (w t)\|) d w t \\ P_{\text {cond,diode }}=\frac{1}{\pi} \int_{0}^{\pi}(1-M\|\sin (w t)\|) \\ \left(\|i(k)\| \cdot V_{f w, \text { diode }}+i^{2}(k) \cdot R_{\text {diode }}\right) d w t(2.6) \\ P_{\text {cond,IGBT }}=\frac{1}{\pi} \int_{0}^{\pi}(1-M\|\sin (w t)\|) \\ \left(\|i(k)\| \cdot V_{f w, I G B T}+i^{2}(k) \cdot R_{I G B T}\right) d w t(2.7) \end{gathered}$ |
| Topology | Switching loss |
| 2-L inverter | $\begin{align*} P_{s w, M O S}= & 2 f_{0} \cdot \sum_{k=\frac{0 . f_{s}}{2 \pi \cdot f_{0}}}^{k=\frac{\pi \cdot f_{s}}{2 \pi \cdot f_{0}}} E_{M O S, o n}\left(V_{D C},\|i(k)\|\right) \\ & \left.+E_{M O S, o f f}\left(V_{D C},\|i(k)\|\right)\right) \tag{2.8} \end{align*}$ |
| 3-L NPC <br> inverter | $\begin{align*} & P_{s w, M O S}= 2 f_{0} \cdot \sum_{k=\frac{0 \cdot f_{s w}}{2 \pi f_{0}}}^{k=\frac{\pi \cdot f_{s w}}{2 \pi \cdot f_{0}}} E_{M O S, o n}\left(\frac{V_{D C}}{2},\|i(k)\|\right)+ \\ &\left.E_{M O S, o f f}\left(\frac{V_{D C}}{2},\|i(k)\|\right)\right) \tag{2.9} \end{align*}$ |
| 3-L TNPC inverter | $\begin{gather*} P_{s w, M O S}=2 f_{0} \cdot \sum_{k=\frac{0 \cdot f_{s w}}{k=\frac{\pi \cdot f_{s w}}{2 \cdot f_{0}}}}^{i=E_{M O S, o n}\left(\frac{V_{D C}}{2},\|i(k)\|\right)+} \\ \left.E_{M O S, o f f}\left(\frac{V_{D C}}{2},\|i(k)\|\right)\right) \tag{2.10} \end{gather*}$ |
| 3-L TNPC inverter with hybrid switch structure | $\begin{align*} P_{s w, M O S} & =2 f_{0} \cdot \sum_{k=\frac{\varphi \cdot f_{s w}}{2 \pi f_{0}}}^{k=\frac{\pi \cdot f_{s w}}{2 \pi}}\left(E_{M O S, o n}\left(\frac{V_{D C}}{2},\|i(k)\|\right)\right. \\ & \left.+E_{M O S, o f f}\left(\frac{V_{D C}}{2},\|i(k)\|\right)\right)  \tag{2.11}\\ P_{s w, I G B T} & =2 f_{0} \cdot \sum_{k=\frac{\varphi \cdot f_{s w}}{k \pi \cdot f_{s w}}}^{k=f_{s}}\left(E_{I G B T, o n}\left(\frac{V_{D C}}{2},\|i(k)\|\right)\right. \\ & \left.+E_{I G B T, o f f}\left(\frac{V_{D C}}{2},\|i(k)\|\right)\right) \tag{2.12} \end{align*}$ |

of converter's power level. Then, $L_{\text {grid }}$ need to be designed according to IEEE 1547 and IEEE 519 standard for harmonics of grid-tied inverter.

According to [9], the expression for calculating the minimum value for $L_{i n v}$ can be found in (2.13). Since the output sinusoidal peak current is around $I_{P K}=53.2 A$, the peak current ripple can be set to $40 \%$ of peak sinusoidal current. Thus, the calculated minimum inductance value for


Fig. 2.5: Semiconductor stage efficiency comparison
$L_{i n v}$ is around $90 \mu H$, which will be used for physical design of the inductor. According to (2.13), the maximum capacitance value $C_{\text {out }}$ is $7.5 \mu H$ in order to limit the reactive power. Finally, $5 \mu H$ MKP386M550125YT4 film capacitor from Vishay is chosen.

$$
\begin{gather*}
\Delta I_{\max } \approx \frac{V_{D C} T_{s w}}{6 L_{i n v}}, L_{\text {inv }} \approx 90 \mu H  \tag{2.13}\\
Q_{c} \approx 3 w V_{\text {ph,rms }}^{2} C_{\text {out }}<0.02 P_{\text {out }}, C_{\text {out }}<7.5 \mu H \tag{2.14}
\end{gather*}
$$

Based on the designed value of $L_{i n v}$ and $C_{o u t}$, the value of grid side inductor $L_{g r i d}$ can be designed according to IEEE 1547 and IEEE 519 grid-tied inverter harmonics requirement. The IEEE 1547 and IEEE 519 grid-tied inverter harmonics requirement is shown in Table 2.6. The phase voltage is a PWM waveform. The filter need to attenuate phase voltage noise to obtain the output phase current waveform which meet the standard. The required attenuation can be expressed as (2.15).

TABLE 2.6: IEEE 1547 and IEEE 519 grid-tied inverter harmonics requirement

| Harmonic order | $<11^{\text {th }}$ | $11-17^{\text {th }}$ | $17-23^{\text {th }}$ | $23-35^{\text {th }}$ | $>35^{\text {th }}$ | THD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Limit (\% of fundamental current) | $<4 \%$ | $<2 \%$ | $<1.5 \%$ | $<0.6 \%$ | $<0.3 \%$ | $<5 \%$ |

$$
\begin{equation*}
G_{g r i d}(s)=\frac{I_{g, s p e c}(s)}{V_{i n v, S P W M}(s)} \tag{2.15}
\end{equation*}
$$

Morever, the attenuation (output current to input voltage) of LCL filter is expressed in (2.16). The attenuation spectrum of LCL filter need to be lower than the spectrum of required attenuation $G_{\text {grid }}(s)$. The LCL filter attenuation is plotted based on different value of $L_{\text {grid }}$, and the comparison between LCL filter attenuation and the required attenuation is shown in Fig. 2.6a. Since the switch frequency is as high as 70 kHz , the LCL filter attenuation is much lower than the grid code requirement in the high frequency range. For the low frequency range, which is shown in Fig. 2.6b, it can be observed that $L_{\text {grid }}$ inductance need to be higher than $50 \mu \mathrm{H}$. Finally, $L_{\text {grid }}=100 \mu H$ is chosen for the grid side inductor.

$$
\begin{equation*}
G_{L C L}(s)=\frac{I_{g}(s)}{V_{i n v}(s)}=\frac{1}{L_{i n v} L_{g r i d} C_{o u t} s^{3}+\left(L_{i n v}+L_{g r i d}\right) s}<G_{g r i d}(s) \tag{2.16}
\end{equation*}
$$



Fig. 2.6: LCL filter design in frequency domain: (a) attenuation of LCL filter comparing to required attenuation (b) zoom in of low frequency range

The final LCL filter value are: $L_{i n v}=90 \mu H, L_{\text {grid }}=100 \mu H$, and $C_{o u t}=5 \mu H$. Normally the resonant frequency of the LCL filter $f_{\text {res }}$ need to be higher than 10 times of the grid frequency,
and lower than half of the switching frequency. The resonance frequency $f_{\text {res }}$ of the LCL filter is given by (2.17). Furthermore, the voltage drop on the filter inductor can be found in (2.18), which is much lower than the phase voltage. The LCL filter value design meets most of the design criteria mentioned in the reported literatures.

$$
\begin{gather*}
10 f_{0}<f_{\text {res }}=\frac{1}{2 \pi} \sqrt{\frac{L_{\text {inv }}+L_{\text {grid }}}{L_{\text {inv }} L_{\text {grid }} C_{\text {out }}}}=10.34 \mathrm{kHz}<0.5 f_{\text {sw }}  \tag{2.17}\\
V_{L, r m s}=2 \pi f_{0}\left(L_{\text {inv }}+\left(L_{\text {grid }}\right) \cdot I_{r m s} \approx 2.7 \mathrm{~V} \ll V_{\text {ph }, \text { rms }}=265.6 \mathrm{~V}\right. \tag{2.18}
\end{gather*}
$$

The area product $A_{p}$ design method, which is expressed in (2.19), is used for inductor design. $K_{0}$ is the filling factor for the inductor window area, which is normally set at 0.3 to 0.4 with insulation and support consideration. $J$ is the winding current density, which is normally set as $3.5 \mathrm{~A} / \mathrm{mm}^{2}$ under natural air cooling conditions. To further reduce the skin effect in high switching frequency application, Litz wire ( 22 AWG with 45 strand, 6 AWG-equivalent) is selected for inductor winding. $B_{m}$ is the maximum flux density in the inductor core, which is chosen based on core material specification. $A_{e}$ and $A_{w}$ donates the inductor's core cross sectional area and window area, respectively. Magnetic powder core [10] is selected for core design. For inverter side inductor $L_{i n v}$, MPP $60 \mu$ core with 62 cm outer diameter is chosen, and 22 turns of windings are implemented. For the grid side inductor $L_{\text {grid }}$, high flux $125 \mu$ core with 62 cm outer diameter is chosen, and 18 turns of windings are implemented.

$$
\begin{equation*}
A_{p}=A_{e} A_{w}>\frac{L I_{r m s} I_{\max }}{K_{0} J B_{m}} \tag{2.19}
\end{equation*}
$$

### 2.3.3 DC-link capacitor

The DC-link capacitor volume occupies a large portion of the inverter system's volume. In this study, 3 major factors are taken into consideration for the DC-link capacitor selection: DC-link voltage ripple, neutral point voltage ripple, and capacitor's current rating.

For 3-L inverter, assuming two capacitors $C_{1}$ and $C_{2}$ are in parallel to provide neutral point. The total DC-link capacitance is given by $C_{D C-\text { link }}=0.5 C_{1}=0.5 C_{2}$. [8] showed that the ripple voltage on the DC-link can be obtained by (2.20). The required DC -link capacitor $C_{D C-l i n k}$ to keep the DC-link voltage ripple $\Delta V_{d c}$ within $0.5 \%$ of total DC-link voltage $V_{d c}$ can be obtained as $24.3 \mu F$, and then $C_{1}=C_{2}=48.6 \mu F$.

$$
\begin{equation*}
\Delta V_{d c}=\frac{V_{p h, r m s} I_{p h, r m s}}{2 \pi f_{s w} V_{D C} C_{D C-l i n k}}\left(\sqrt{3}-\frac{\pi}{3}\right)<0.5 \% V_{d c} \tag{2.20}
\end{equation*}
$$

However, for 3-L inverter, the neutral point voltage $V_{n p}$ will also have variation due to the neutral point current. In order to limit the neutral point voltage variation, neutral point balancing (NPB) control need to be implemented. [11] proposed a NPB control strategy using zero sequence injection. Furthermore, [12] gave the analytical relationship between neutral point voltage variation $\Delta V_{n p}$ and the circuit parameters under the zero sequence injection NPB control frame, and the expression is given by (2.21). $C_{n p}$ is the total neutral point capacitance, which satisfies $C_{n p}=2 C_{1}=2 C_{2} . k(M, \cos (\varphi))$ is a parameter associate with worst case power factor and modulation index. For the system parameters in the paper $(\cos (\varphi)=0.8-1$ and $M \approx 0.94), k(M, \cos (\varphi))$ is approximately 0.1 . To limit the neutral point voltage ripple $\Delta V_{n p}$ to be within $2 \%$ of the DC -link voltage $V_{D C}$, the neutral point capacitance $C_{n p}$ can be calculated as $C_{n p}=651 \mu F$. To leave some design margin, $C_{n p}$ is finally designed as $C_{n p}=840 \mu F$, and then $C_{1}=C_{2}=420 \mu F$.

$$
\begin{equation*}
\Delta V_{n p}=\frac{V_{D C} I_{L L, r m s}}{2 C_{n p} w V_{L L, r m s}} \cdot k(M, \cos (\varphi))<2 \% V_{D C} \tag{2.21}
\end{equation*}
$$

The DC-link capacitor suffers both fundamental frequency harmonics current and switching frequency harmonics current. [13] gave the expression of DC-link capacitor's current, which can be found in (2.22)-(2.24). With the system parameter discussed in the paper, the RMS current of the DC-link capacitor $I_{\text {cap }, r m s}$ can be calculated as 19 A .

$$
\begin{gather*}
I_{a v g}=\frac{3}{4} I_{P K} M \cos (\varphi)  \tag{2.22}\\
I_{r m s}=\sqrt{\frac{3 I_{P K}^{2} M\left(\sqrt{3}+\frac{2}{\sqrt{3}} \cos (2 \varphi)\right)}{4 \pi}}  \tag{2.23}\\
I_{c a p, r m s}=\sqrt{I_{r m s}^{2}-I_{a v g}^{2}} \tag{2.24}
\end{gather*}
$$

In summary, the final DC-link capacitor $C_{D C-l i n k}$ is set to be $210 \mu F$, which is composed of two capacitor $C_{1}=C_{2}=420 \mu F$ in parallel. For each of the $C_{1}$ and $C_{2}, 14$ of $30 \mu F, 800 V$ DCP4L053007HD2KSSD film capacitors from WIMA are chosen.

### 2.4 Hardware Development and Experiment

The final architecture is shown in Fig. 2.7a, on $T_{1}$ and $T_{4}$ there are six SiC MOSFETs in parallel. And for $T_{2}$ and $T_{3}$ position, there are two IGBTs in parallel. For $D_{2}$ and $D_{3}$ position, there are three SiC Schottky diodes in parallel. The exact position of devices on hardware is shown in Fig. 2.7b. Entire 3-phase 3-L inverter prototype with heatsink is shown in Fig. 2.7c.


Fig. 2.7: Hardware prototype for 3 phase 3-L inverter with hybrid switch structure: (a) Structure of 3-L TNPC phase leg (b) Top view of prototype (c) 3-phase 3-L TNPC inverter

First, the double pulse test (DPT) for evaluating the current sharing and switching performance is conducted under 800 V DC voltage, 60 A load current condition. DPT result for $T_{4}$ is shown Fig. 2.9, where dynamic current sharing is excellent for both turn on and turn off transient.


Fig. 2.8: DPT test waveform for $T_{4}$ device: (a) Turn on transient of $T_{4}$ position (b) Turn off transient of $T_{4}$ position

A 3-phase test is conducted under a full power rating ( 30 kVA ) in laboratory. The DC-link voltage is set at 800 V . The fundamental frequency is set to 2 kHz and the power factor (pf) under test is 0.3 due to the equipment limitation. The switching frequency is set to 70 kHz . The test setup is shown in Fig. 2.9a, and the line-to-line voltage, phase current waveform is shown in Fig. 2.9b.


Fig. 2.9: Continuous test for 3 phase 3-L TNPC prototype: (a) Test setup for 3 phase testing (b) Testing waveform


Fig. 2.10: Resistive load testing setup

The power testing of the inverter is also conducted under 30 kW resistive load. The basic test setup is shown in Fig. 2.10. And the schematic can be find in Fig. 2.11a. The testing waveform for the inverter under rated voltage and power is shown in Fig. 2.11b. As it can be seen from the figure, the input voltage is set to be 800 V , and the output line-line voltage is 460 V , while the output current is set to be 52 A .

The thermal information is also captured during the testing after 20 minutes burning. As it's shown in the Fig. 2.12b, the higher temperature of the entire prototype is only around 40 degree C , which might be due to the inaccuracy of the thermal camera. Taking inaccuracy of the thermal


Fig. 2.11: Resistive load testing: (a) Resistive load testing schematic (b) Resistive load testing waveform
camera into account, the converter is still running at a safe temperature range (case temperature lower than 80 degree $\mathbf{C}$ ). The thermal image result validate that the thermal design of the prototype has enough margin, which can ensure the inverter will still be safe operating even under heavy load.

The efficiency of the entire inverter system is also measured from the test setup, which is shown in Fig. 2.13a. The input and output power are both obtained from oscilloscope and Yokogawa WT1600 power analyzer. After comparison of both data, an accurate efficiency curve is drawn in Fig. 2.13b. As it can be seen from the figure, the highest efficiency of the inverter is around $99.26 \%$. At rated power $(30 \mathrm{~kW})$, the efficiency of the entire inverter is around $99.07 \%$.

### 2.5 Conclusion

Based on efficiency, cost, and weight comparison for different topology options, a 3-phase
3-L TNPC with hybrid switch combination is selected. The hardware prototype is then built and test. DPT shows good current sharing performance between paralleled devices. Three-phase test-

(b)

Fig. 2.12: Thermal image of the resistive load test: (a) original test setup (b) thermal image


Fig. 2.13: Efficiency measurement of the inverter: (a) Efficiency measurement setup (b) Efficiency measured
ing under full power rating is carried out. The thermal measurement as well as the efficiency measurement are conducted, which validate the inverter system design.

### 2.6 Bibliography

[1] W. Li, Y. Gu, H. Luo, W. Cui, X. He, and C. Xia, "Topology review and derivation methodology of single-phase transformerless photovoltaic inverters for leakage current suppression," IEEE Transactions on Industrial Electronics, vol. 62, no. 7, pp. 4537-4551, 2015.
[2] C. Chen, Y. Chen, Y. Tan, J. Fang, F. Luo, and Y. Kang, "On the practical design of a high power density sic single-phase uninterrupted power supply system," IEEE Transactions on Industrial Informatics, vol. 13, no. 5, pp. 2704-2716, 2017.
[3] A. Deshpande and F. Luo, "Design of a silicon-wbg hybrid switch," in Wide Bandgap Power Devices and Applications (WiPDA), 2015 IEEE 3rd Workshop on. IEEE, 2015, pp. 296-299.
[4] A. Anthon, Z. Zhang, M. A. Andersen, D. G. Holmes, B. McGrath, and C. A. Teixeira, "The benefits of sic mosfet s in a t-type inverter for grid-tie applications," IEEE Transactions on Power Electronics, vol. 32, no. 4, pp. 2808-2821, 2017.
[5] H. Peng, Z. Yuan, X. Zhao, B. Narayanasamy, A. Deshpande, A. I. Emon, F. Luo, and C. Chen, "Improved space vector modulation for neutral-point balancing control in hybrid-switch-based t-type neutral-point-clamped inverters with loss and common-mode voltage reduction," CPSS Transactions on Power Electronics and Applications, vol. 4, no. 4, pp. 328338, 2019.
[6] Z. Yuan, H. Peng, A. Deshpande, B. Narayanasamy, A. I. Emon, F. Luo, and C. Chen, "Design and evaluation of laminated busbar for 3-level t-type npc power electronics building block with enhanced dynamic current sharing," IEEE Journal of Emerging and Selected Topics in Power Electronics, 2019.
[7] D. Graovac, M. Purschel, and A. Kiep, "Mosfet power losses calculation using the data-sheet parameters," Infineon application note, vol. 1, pp. 1-23, 2006.
[8] A. Nawawi, C. F. Tong, S. Yin, A. Sakanova, Y. Liu, Y. Liu, M. Kai, K. Y. See, K.-J. Tseng, R. Simanjorang et al., "Design and demonstration of high power density inverter for aircraft applications," IEEE Transactions on Industry Applications, vol. 53, no. 2, pp. 1168-1176, 2016.
[9] Y. Jiao, "High power high frequency 3-level neutral point clamped power conversion system," Ph.D. dissertation, Virginia Polytechnic Institute and State University, 2015.
[10] 2017 Magnetics Powder Core Catalog, Magnetics, 2017.
[11] S. Ogasawara, T. Sawada, and H. Akagi, "Analysis of the neutral point potential variation of neutral-point-clamped voltage source pwm inverters," IEEJ Transactions on Industry Applications, vol. 113, no. 1, pp. 41-48, 1993.
[12] J.-i. Itoh and T. Tanaka, "Minimum neutral clamp capacitor design considering voltage satu-
ration for a three-level inverter," in 8th International Conference on Power Electronics-ECCE Asia. IEEE, 2011, pp. 1411-1418.
[13] K. Gopalakrishnan, S. Das, and G. Narayanan, "Analytical expression for rms dc link capacitor current in a three-level inverter," in Proc. Conf. Centenary, 2011.

# -Switch-Based T-type Neutral-Point-Clamped Inverters With Loss and Common-Mode 

## Voltage Reduction

Hongwu Peng, Zhao Yuan, Xingchen Zhao, Balaji Narayanasamy, Amol Deshpande, Asif Imran Emon, Fang Luo, and Cai Chen


#### Abstract

3.1 Abstract

This paper compares different space vector modulation (SVM) strategies for neutral-point voltage balancing (NPVB) control in three-level (3-L) T-type neutral-point-clamped (TNPC) inverters, and proposes an improved SVM trimmed for NPVB control in hybrid-switch-based 3-L TNPC inverter with the features of loss and common-mode voltage (CMV) reduction. The proposed SVM strategy uses a new principle of small vector selection and vector sequence, and thus, it can balance the neutral point (NP) potential and achieve soft-switching of clamping leg simultaneously. The paper includes detailed analysis for circuit commutation mode, loss breakdown, and common-mode voltage patterns under different operation conditions. The circuit simulations and experiments are carried out in the last part of this paper to validate the proposed SVM strategy.


### 3.2 Introduction

Three-level T-type neutral-point-clamped (3-L TNPC) inverter has higher efficiency and lower total harmonic distortion (THD) compared to two-level inverter, and it has become popular in high-speed motor drives and all-electric aircraft applications[1-5]. Emerging silicon carbide ( SiC ) MOSFET has lower losses and high switching speed compared to Si IGBT and enables higher efficiency and power density in power converters[6-11]. SiC MOSFET is becoming a
major competitor and replacement for Si IGBT in power electronics systems.


High-current rated Si IGBT
Low-current rated SiC MOSFET
Fig. 3.1: Structure of the hybrid switch

TABLE 3.1: Current dependent operation of the hybrid-switch-based inverter [12]

| Conditions: | SiC MOSFET voltage drop is <br> lower than Si IGBT threshold | Load current is within <br> SOA of SiC MOSFET | Load current exceed <br> SOA of SiC MOSFET |
| :--- | :---: | :---: | :---: |
| Operations: | Only SiC MOSFET is turned on | Hybrid switch operation | Only IGBT is turned on |



Fig. 3.2: T-type inverter with hybrid switch structure 1 [13]

However, the state-of-the-art die size limit and the high cost of SiC MOSFET are the bottlenecks for its high-current commercial applications. Therefore, [13] proposed a hybrid switch concept, as shown in Fig. 3.1. By adjusting the switching sequence of the two switches, the T-type inverter with the hybrid switch (hybrid structure 1) [14-16], which is shown in Fig. 3.2, can have low switching loss from SiC MOSFET switching, and low conduction loss from IGBT conduction. However, due to the long discharging time of the carriers inside the IGBT, the Si-SiC hybrid switch operation mode have a minimum duty cycle limitation [17], which deteriorates the output
total harmonic distortion performance. Furthermore, the hybrid-switch-based 3-L TNPC increases the system complexity in terms of the gate driver and power loop design [18-20]. Because of more paralleled semiconductors, more gate drivers and more gating signals are required. [12] mentioned that the $\mathrm{Si-SiC}$ hybrid switch structure should ensure the safe operation area ( SOA ) of the SiC MOSFET. Table 3.1 illustrates the current dependent operation in [12].


Fig. 3.3: T-type inverter with hybrid switch structure 2 [21]

To reduce the system complexity as well as improve the output THD performance, $M_{1}, M_{4}$, $Q_{2}, Q_{3}, D_{2}$ and $D_{3}$ in hybrid structure 1 are selected to operate, and the new structure is shown in Fig. 3.3 [21]. The hybrid structure 2 utilizes Si IGBT and SiC Schottky diode as clamping leg switches and SiC MOSFET for half-bridge switch positions. With SPWM, the clamping switches are soft-switching under the unity power factor, and thus, the utilization of Si IGBTs does not increase the switching loss. Therefore, the total semiconductor cost of this hybrid switch combination 3-L TNPC is lower than that of the all-SiC 3-L TNPC inverter. While the cost is low, the efficiency is higher than that of the all-SiC 3-L TNPC inverter.

Although hybrid structure 2 possesses the merits of low complexity and high efficiency, it has not been fully validated in the 3-phase 3-L TNPC system yet. One of the main challenges is to design a proper space vector modulation (SVM) scheme, which needs to consider the soft switching feature of the clamping leg, neutral point balancing (NPB) [22-25], and the common-
mode voltage (CMV) performance. This paper provides a criterion to choose the appropriate SVM for T-type inverter with hybrid structure 2 under different conditions. Firstly, this paper obtains the switching energy of T-type inverter with hybrid structure 2 by experimental double pulse test (DPT) result, then 3 different SVM schemes are discussed in terms of switching loss, NPB, and output CMV voltage performance.

The organization of the paper is as follows. Section II summarizes the soft-switching conditions for 3-L TNPC with hybrid structure 2, then loss analysis, neutral point balancing capability and common-mode noise voltage comparison of 3 different SVM schemes are discussed. In Section III, a 20 kVA hardware is built, the DPT is firstly performed to obtain exact switching loss, followed by the analysis and comparison of semiconductor loss breakdown, EMI spectrum, and neutral point voltage ripple for three SVMs. Section IV presents the conclusion of the preferred modulation scheme.

### 3.3 Analysis of Different Modulation on Hybrid Switch Based 3-Phase 3-L TNPC

For switching loss reduction [21] and NPB [22-25] in 3 phase 3-L TNPC inverter with hybrid switch combination, SVM 1 with NPB [23], SVM 2 with NPB [24], and improved SVM 2 with NPB are compared, and $1_{s t}$ sector of the space vector modulation hexagon is given as an example. The nearest three space vector (NTSV) [26] and discontinuous pulse width modulation (DPWM) [27] are adopted to track the reference vector and further reduce the switching loss.

In this chapter, switching loss and soft-switching condition of clamping leg is discussed first in 3-L TNPC with the hybrid switch combination. Then three different SVM schemes are compared in terms of switching losses, neutral point balancing capability, and CMV performance, which gives guidance for hardware design and PWM modulation choice.

(d)

Fig. 3.4: Different switching transitions when the phase output is positive or neutral: (a) Switch transition 1 (Positive phase current) (b) Switch transition 2 (Positive phase current) (c) Switch transition 3 (Negative phase current) (d) Switch transition 4 (Negative phase current)

### 3.3.1 Preferred Switch Pairs in Terms of Switching Loss Reduction

Since switching loss of Si IGBT is much higher than SiC MOSFET, hard switching of Si

IGBT on clamping leg in 3-L TNPC inverter with hybrid switch combination should be avoided or minimized. As shown in Fig. 3.4(a), when the phase current is positive, and the phase output voltage is transitioning from positive to neutral, $T_{1}$ is hard switching off, and then $T_{2}$ and $D_{3}$ are soft switched on. From Fig. 3.4(b) we can know that when phase current is positive, and the phase output voltage is transiting from neutral to positive, clamping leg devices are soft switched off,

TABLE 3.2: CMV of space vectors

| Space vector | $V_{1}$ | $V_{2}$ | $V_{3}$ | $V_{4}$ |
| :---: | :---: | :---: | :---: | :---: |
| CMV | $-1 / 3 V_{d c}$ | $-1 / 6 V_{d c}$ | 0 | $1 / 6 V_{d c}$ |
| Space vector | $V_{5}$ | $V_{6}$ | $V_{7}$ | $V_{8}$ |
| CMV | $1 / 3 V_{d c}$ | $-1 / 6 V_{d c}$ | $1 / 6 V_{d c}$ | 0 |

and $T_{1}$ is hard switched on. Moreover, when the phase current is negative, and phase output is transitioning from positive to neutral or from neutral to positive, $T_{3}$ is hard switched on and hard switched off.

In summary, when phase current is positive, switch pair 1 and 0 is preferred since the clamping leg is soft-switching, as shown in Fig. 3.4(a) and Fig. 3.4(b). Switch pair 0 and -1 should be avoided since clamping leg switch $T_{2}$ is hard switching. Symmetrically when phase current is negative, switch pair 0 and -1 is preferred to obtain the soft-switching character of clamping leg, and switch pair 1 and 0 should be avoided or minimized to reduce the switching loss of Si IGBT, as shown in Fig. 3.4(c) and Fig. 3.4(d). Based on the aforementioned analysis, different SVMs can be compared in terms of switching loss, more detailed information will be given in the later section.

### 3.3.2 Common Mode Voltage of 3L TNPC Inverter

Assuming that only heatsink is grounded, the equivalent model of 3 phase 3-L TNPC [2833] is drawn in Fig. 3.5, with the consideration of all the semiconductor's junction to heatsink and output to ground capacitance. Also, a simplified model is given in Fig. 3.6, which indicates that the CMV noise can be modeled through (3.1).

$$
\begin{equation*}
V_{C M}=\left(V_{A N}+V_{B N}+V_{C N}\right) / 3 \tag{3.1}
\end{equation*}
$$



Fig. 3.5: Three-phase 3-L TNPC model with the parasitic capacitor


Fig. 3.6: Three-phase 3-L TNPC CMV path
Space vectors in sector 1 of the modulation hexagon, which are shown in Fig. 3.7, are given as an example for CMV calculation. As shown in Table 3.2, small vector $V_{1}$ and $V_{5}$ have the largest CMV, while zero vector $V_{8}$ and medium vector $V_{3}$ do not contribute to CMV.

### 3.3.3 Switching Loss Reduction, NPB, and CM Voltage Analysis for Different SVM Schemes

Firstly, space vectors of sector 1 are marked out in Fig. 3.7 and small vectors' influence on neutral point potential are stated in Table 3.3. For simplicity, the region 3 and 2 are analyzed and compared for three kinds of SVM schemes, choices of small vectors and alignment in the region 1 and 4 are similar to the region 3 and 2. From Table 3.2 it is known that small vectors $V_{2}$ and $V_{4}$

TABLE 3.3: Small vector's influence on NP potential

| Small Vector Angle | Discharge NP | Charge NP |
| :---: | :---: | :---: |
| $0^{\circ}$ | $V_{4}$ | $V_{1}$ |
| $60^{\circ}$ | $V_{5}$ | $V_{2}$ |

have lower CM voltage than $V_{1}$ and $V_{5}$. Less small vectors like $V_{2}$ and $V_{4}$ are chosen, smaller CM voltage the SVM schemes can get.


Fig. 3.7: Three-phase three-level space vector hexagon

## The region 3 of Sector 1

The space vector choice and alignment for SVM 1, SVM 2, and improved SVM 2 are shown in Table 3.4. For SVM 1 scheme, both of the small vectors $V_{1}, V_{2}, V_{4}$, and $V_{5}$ are used for balancing the neutral point potential, and B phase switching state changes between 1 and 0 plus 0 and -1. Since SVM 1 does not consider the B phase current direction, B phase has hard switching operations on the clamping leg. For SVM 2 scheme, the region 3 is divided into the region 3.1 and the region 3.2 according to B phase voltage polarity. In the region 3.1, only $V_{1}$ and $V_{4}$ small vectors are used for balancing the neutral point potential. In the region 3.2, only $V_{2}$ and $V_{5}$ small vectors are used for balancing the neutral point potential. B phase clamping leg is always soft-switching under unity PF. Improved SVM 2 scheme is proposed to reduce the switching loss under the wider power factor range. When the B phase current is negative, $V_{1}$ and $V_{4}$ small vectors are used for balancing the neutral point potential. $V_{2}$ and $V_{5}$ small vectors are used when the B phase current is

TABLE 3.4: Space Vector Choice and Alignment in Sector 3

| The region 3 of Sector 1 | Discharge NP | Charge NP |
| :---: | :---: | :---: |
| SVM 1 | $V_{3}-V_{2}-V_{1}-V_{2}-V_{3}$ | $V_{3}-V_{4}-V_{5}-V_{4}-V_{3}$ |
| SVM 2 \& $0^{o}-30^{o}$ | $V_{1}-V_{2}-V_{3}-V_{2}-V_{1}$ | $V_{2}-V_{3}-V_{4}-V_{3}-V_{2}$ |
| SVM 2 \& 30 $0^{\circ}-60^{\circ}$ | $V_{4}-V_{3}-V_{2}-V_{3}-V_{4}$ | $V_{5}-V_{4}-V_{3}-V_{4}-V_{5}$ |
| Improved SVM 2 \& $I_{b}<0$ | $V_{1}-V_{2}-V_{3}-V_{2}-V_{1}$ | $V_{2}-V_{3}-V_{4}-V_{3}-V_{2}$ |
| Improved SVM 2 \& I $>0$ | $V_{4}-V_{3}-V_{2}-V_{3}-V_{4}$ | $V_{5}-V_{4}-V_{3}-V_{4}-V_{5}$ |

TABLE 3.5: Space Vector Choice and Alignment in Sector 2

| The region 2 of Sector 1 | Discharge NP | Charge NP |
| :---: | :---: | :---: |
| SVM 1 | $V_{1}-V_{6}-V_{3}-V_{6}-V_{1}$ | $V_{6}-V_{3}-V_{4}-V_{3}-V_{6}$ |
| SVM 2 | $V_{1}-V_{6}-V_{3}-V_{6}-V_{1}$ | $V_{6}-V_{3}-V_{4}-V_{3}-V_{6}$ |
| Improved SVM 2 | $V_{1}-V_{6}-V_{3}-V_{6}-V_{1}$ | $V_{6}-V_{3}-V_{4}-V_{3}-V_{6}$ |

positive. Improved SVM 2 scheme is basically the same as SVM 2 scheme under the unity power factor, and since it considers the phase current direction for choosing the small vector, and thus, it has lower losses on clamping leg under the non-unity power factor case.

## The region 2 of Sector 1

For region 2, modulation strategies of SVM 1, SVM 2, and improved SVM 2 are the same, which are shown in Table 3.5. $V_{1}$ and $V_{4}$ are chosen to discharge and charge the neutral point voltage, and alignments are $V_{6}-V_{3}-V_{4}-V_{3}-V_{6}$ and $V_{1}-V_{6}-V_{3}-V_{6}-V_{1}$ when the neutral point voltage is lower and higher than half of the DC-link voltage. Soft switching can be achieved on the clamping leg of B phase under the unity power factor.

## Summary of Different SVM Schemes

In general, the improved SVM 2 scheme has the lowest switching loss on clamping leg.
Moreover, under the non-unity power factor condition, SVM 1 has better neutral point balancing


Fig. 3.8: Switching loss information for SiC MOSFET position and Si IGBT position
ability than SVM 2 and improved SVM 2. According to Table 3.2, V1 and V5 have the highest CM voltage. Since SVM 2 and improved SVM 2 exclude $V_{1}$ or $V_{5}$ for reducing the switching loss, and SVM 1 employs both of the $V_{1}$ and $V_{5}$ for NPB, SVM 2 and improved SVM 2 have relatively lower CMV than that of SVM 1.

### 3.4 Experimental Test and Loss Breakdown

A 6 kVA 3-phase 3-L TNPC prototype is built to evaluate the efficiency and CM voltage noise spectrum with different SVM, upper and lower DC-link capacitors are $150 \mu \mathrm{~F}$ each. As shown in Table 3.6, we have chosen 1200 V/ 30 A SiC MOSFET, C3M0075120K from Wolfspeed, and 600 V/ 30 A Si-IGBT IKZ50N65EH5 from ROHM, and FFSH1665A SiC Schottky diode, for experiment validation. Top leg and bottom leg switches are rated for 1.2 kV , and DC-link voltage is set to be 800 V to remain some safety margin. Output RMS voltage is set to 208 V to meet one of the grid standards. Switching frequency is set to be 70 kHz to reduce the passive components' volume. The prototype is composed of three 2-kVA single-phase 3-L TNPC, as shown in Fig.3.9.


Fig. 3.9: Test setup of DPT
TABLE 3.6: Device Parameters

|  | Voltage (V) | Current (A) |
| :---: | :---: | :---: |
| SiC MOSFET <br> (Wolfspeed-C3M0075120K) | 1200 | 30 |
| Si IGBT <br> (ROHM-RGCL60TS60D) | 600 | 30 |
| SiC Shottky diode <br> (Wolfspeed-C3M0075120K) | 650 | 23 |

## Switching Energy Evaluation of the Three-Level Inverter

Switching energy calculation based on the devices' voltage and devices' current waveform is comprehensively evaluated in [34-36]. DPT is firstly performed to obtain the switching transitions of both SiC MOSFET and IGBT devices. As mentioned in [37], switching energy in 3-L phase leg is different from 2L half-bridge due to the device's junction capacitance, so the double pulse test in this paper is performed based on the single-phase 3-L TNPC platform. In this way, loss analysis using switching energy data from the double pulse test on the 3-L TNPC platform gives more accurate results. The accurate switching energy information for SiC MOSFETs and Si IGBT switch is shown in Fig. 3.8.


Fig. 3.10: Loss breakdown of semiconductor devices at different power factors: (a) Loss breakdown when $\mathrm{PF}=1$ (b) Loss breakdown when $\mathrm{PF}=0.9$ (c) Loss breakdown when $\mathrm{PF}=0.8$ (d) Loss breakdown when $\mathrm{PF}=0.7$

## Semiconductor Loss Breakdown and EMI Performance Evaluation

Switching energy from DPT and device conduction performance in the component datasheet are used, and a detailed semiconductor loss breakdown can be obtained in simulation. While the total power level is 6 kVA , and the switching frequency is 70 kHz .

For the near unity PF case, the loss breakdown for different modulation schemes is listed in Fig. 3.10(a), and total semiconductor loss using SVM 1, SVM 2, and improved SVM 2 are respectively $17.1 \mathrm{~W}, 16 \mathrm{~W}$, and 16 W . As shown in the diagram, under the unity power factor case,
total loss of the SVM 2 and the improved SVM 2 are $6.4 \%$ lower than using SVM 1. All of the SVMs have the same neutral point voltage ripple, which is around 2 V due to the hysteresis control algorithm at half of the switching frequency and switching actions at switching frequency.

However, for $\mathrm{PF}=0.8$ (lead or leg) case, loss breakdown for different modulation schemes are listed in Fig. 3.10(c), and total semiconductor loss using SVM 1, SVM 2 and improved SVM 2 are respectively $22.7 \mathrm{~W}, 18.9 \mathrm{~W}$, and 17.9 W. It can be seen that by adopting SVM 1, clamping leg devices have excessive switching loss. In this condition. SVM2 and improved SVM 2 have respectively 4.2 times and 5.3 times lower clamping leg devices' switching loss than that of SVM 1. Neutral point ripple voltage using SVM 1, SVM 2, and improved SVM2 are respectively 2.3 V , 8.5 V , and 15 V .

The difference of SVM schemes is the switching transitions and soft-switching conditions of the clamping leg switches under different conditions, the average duty ratio for each switch does not change a lot for different SVM schemes. So even the conduction loss of different modulations have some difference, this difference in conduction loss is not as much as in switching loss, and it's not obvious in the figures.


Fig. 3.11: Neutral point ripple voltage

In summary, with the power factor decreasing from 1 to 0.7 , SVM 1 has a much higher loss on clamping leg devices than SVM 2 and improved SVM 2, which may result in device overheat


Fig. 3.12: Phase leg output voltage, phase current, NP voltage, and CM voltage waveform when PF=0.8: (a) Waveform for the SVM 1 (b) Waveform for the SVM 2 (c) Waveform for improved SVM 2
issue. And it can be seen in 3.10 that under different power factor cases, SVM 2 and improved SVM 2 have more equal loss distribution among switching devices, so SVM 2 and improved 2 are preferred in terms of semiconductor loss reduction and the semiconductor loss distribution point of view.

The neutral point voltage ripple versus power factor relationship is shown in Fig. 3.11. We can know that when the power factor is in the region of 0.85 to 1 (lead or lag), the SVM 1 and improved SVM 2 have higher neutral point voltage than SVM 2. When the power factor is high enough, SVM 2 also has as good clamping leg loss reduction capability as improved SVM 2. So when the power factor is between 0.85 and 1 , it is better to use the SVM 2 modulation scheme for both clamping leg loss reduction as well as NPB purpose.

When the power factor is in the region of 0.7 to 0.85 (lead or lag), the SVM 1 still possesses
the best NPB capability, and in the meantime, the improved SVM 2 has better NPB performance than the SVM 2. Moreover, when the power factor is relatively lower, improved SVM 2 has better clamping leg loss reduction capability than the SVM 2 . When the power factor is between 0.85 and 1, the improved SVM 2 serves better for both clamping leg loss reduction and NPB purpose.


Fig. 3.13: Trade-off between NPB and loss performance for improved SVM 2

As shown in Fig. 3.13, comparison is made for evaluating the trade-off between NPB and loss performance using the improved SVM 2. Hysteresis width for neutral point balancing algorithm is controlled for obtaining different neutral point voltage ripple. It can be seen from Fig. 3.13 that, when neutral point ripple is increasing within a certain range, the total loss is decreasing due to less number of changing space vector alignment actions. However, when neutral point voltage ripple increases, the commutation voltage of the device is higher due to the unbalanced neutral point potential, which deteriorates the loss performance. It is recommended that the hysteresis width should be kept within 30 V for a neutral point balancing control algorithm.

MATLAB simulation has been conducted to compare EMI performance of different SVM schemes. In this simulation, $V_{\text {asw }}$ represents the output phase voltage switching waveform, $I_{p h}$ represents the phase current, $V_{n p}$ is the NP voltage, and $V_{c m}$ shows the common-mode voltage. As


Fig. 3.14: CMV and phase voltage spectrum at different power factors: (a) CMV when $\mathrm{PF}=1$ (b) Phase voltage spectrum when $\mathrm{PF}=1$ (c) CMV when $\mathrm{PF}=0.8$ (d) Phase voltage spectrum when $\mathrm{PF}=0.8$
shown in Fig. 3.12, when $\mathrm{PF}=0.8$, SVM 1 has a higher CM voltage ripple than SVM 2, and improved SVM 2. Under $\mathrm{PF}=1$ and $\mathrm{PF}=0.8$ case, CM voltage and phase leg output voltage spectrum are shown in Fig. 3.14. As shown in Fig. 3.14(a) and Fig. 3.14(c), from 10 kHz to 100 kHz range which is of great significance in EMI filter design, SVM 2 and improved 2 have lower CM noise than SVM 1, especially at relatively low power factor case. It is shown in Fig. 3.14(b) and Fig. 3.14(d), since SVM 2, and improved SVM 2 have higher neutral point unbalanced voltage under non-unity power factor, their phase leg voltage has slightly larger harmonics ( $300 \mathrm{~Hz}, 420 \mathrm{~Hz}$, etc.) than SVM 1. In terms of common-mode filter and output filter design, SVM 2 and improved SVM 2 are preferred due to their lower common-mode voltage harmonics as well as comparable phase output voltage spectrum.

In summary, SVM 2 and improved SVM 2 have better performance regarding semiconductor loss and common-mode voltage reduction than SVM 1, but SVM 1 has the best neutral point balancing capability. When the power factor is between 0.85 and 1 , SVM 2 is adopted for better overall performance, and when the power factor is between 0.7 to 0.85 , improved SVM 2 can be utilized for its' overall better loss reduction as well as neutral point balancing performance.

### 3.5 Conclusion

In this paper, semiconductor losses of different commutation loops in hybrid switch combination TNPC are analyzed and compared. Based on different switching losses of commutation loops, SVM 1 and SVM 2 themes are utilized and compared in this topology comprehensively in terms of their influences on switching loss, NPB and EMI spectrum, and then improved SVM 2 is proposed to further push the converter to higher efficiency at relatively low power factor.

Comparing to SVM 1, SVM 2 and improved SVM 2 schemes have better loss performance
and CM noise performance, while improved SVM 2 scheme has the lowest power loss and lowest CM noise. As for neutral point balancing capability, SVM 1 is better than SVM 2 and improved SVM 2 under non-unity power factor, and their neutral point balancing capabilities are the same under the unity power factor.

Hybrid-switch-based 3 phase 3-L TNPC is comprehensively studied in this paper, and it gives guidance for hybrid switch topology design consideration and the choice of SVM strategy.

### 3.6 Bibliography

[1] H. Peng, Z. Yuan, B. Narayanasamy, X. Zhao, A. Deshpande, and F. Luo, "Comprehensive analysis of three-phase three-level t-type neutral-point-clamped inverter with hybrid switch combination," in 2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems (PEDG). IEEE, 2019, pp. 816-821.
[2] J. Rosero, J. Ortega, E. Aldabas, and L. Romeral, "Moving towards a more electric aircraft," IEEE Aerospace and Electronic Systems Magazine, vol. 22, no. 3, pp. 3-9, 2007.
[3] R. DelRosario, "A future with hybrid electric propulsion systems: A nasa perspective," 2014.
[4] Y. Chen, Z. Yuan, and F. Luo, "A model-based multi-objective optimization for high efficiency and high power density motor drive inverters for aircraft applications," in NAECON 2018-IEEE National Aerospace and Electronics Conference. IEEE, 2018, pp. 36-42.
[5] Z. Yuan, H. Peng, A. Deshpande, B. Narayanasamy, A. I. Emon, F. Luo, and C. Chen, "Design and evaluation of laminated busbar for 3-level t-type npc power electronics building block with enhanced dynamic current sharing," IEEE Journal of Emerging and Selected Topics in Power Electronics, pp. 1-1, 2019.
[6] G. Li, H. Li, A. Deshpande, X. Li, L. Xu, F. Luo, and J. Wang, "Comparison between 1.7 kv sic sjt and mosfet power modules," in 2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA). IEEE, 2016, pp. 17-22.
[7] C. Chen, F. Luo, and Y. Kang, "A review of sic power module packaging: Layout, material system and integration," CPSS Transactions on Power Electronics and Applications, vol. 2, no. 3, pp. 170-186, 2017.
[8] C. Chen, Y. Chen, Y. Li, Z. Huang, T. Liu, and Y. Kang, "An sic-based half-bridge module with an improved hybrid packaging method for high power density applications," IEEE Transactions on Industrial Electronics, vol. 64, no. 11, pp. 8980-8991, 2017.
[9] C. Chen, Z. Huang, L. Chen, Y. Tan, Y. Kang, and F. Luo, "Flexible pcb-based 3-d integrated sic half-bridge power module with three-sided cooling using ultralow inductive hybrid packaging structure," IEEE Transactions on Power Electronics, vol. 34, no. 6, pp. 5579-5593, 2018.
[10] Z. Huang, C. Chen, Y. Xie, Y. Yan, Y. Kang, and F. Luo, "A high performance embedded sic power module based on a dbc-stacked hybrid packaging structure," IEEE Journal of Emerging and Selected Topics in Power Electronics, 2019.
[11] Z. Wang, M. H. Mahmud, M. H. Uddin, B. McPherson, B. Sparkman, Y. Zhao, H. A. Mantooth, and J. R. Fraley, "A compact 250 kw silicon carbide mosfet based three-level traction inverter for heavy equipment applications," in 2018 IEEE Transportation Electrification Conference and Expo (ITEC). IEEE, 2018, pp. 1129-1134.
[12] J. He, R. Katebi, and N. Weise, "A current-dependent switching strategy for si/sic hybrid switch-based power converters," IEEE Transactions on Industrial Electronics, vol. 64, no. 10, pp. 8344-8352, 2017.
[13] A. Deshpande, Y. Chen, B. Narayanasamy, A. S. Sathyanarayanan, and F. Luo, "A three-level, t-type, power electronics building block using si-sic hybrid switch for high-speed drives," in 2018 IEEE Applied Power Electronics Conference and Exposition (APEC). IEEE, 2018, pp. 2609-2616.
[14] A. Deshpande and F. Luo, "Design of a silicon-wbg hybrid switch," in Wide Bandgap Power Devices and Applications (WiPDA), 2015 IEEE 3rd Workshop on. IEEE, 2015, pp. 296-299.
[15] __, "Multilayer busbar design for a si igbt and sic mosfet hybrid switch based 100 kw three-level t-type pebb," in 2017 IEEE 5th Workshop on Wide Bandgap Power Devices and Applications (WiPDA). IEEE, 2017, pp. 20-24.
[16] ——, "Comprehensive evaluation of a silicon-wbg hybrid switch," in 2016 IEEE Energy Conversion Congress and Exposition (ECCE). IEEE, 2016, pp. 1-8.
[17] ——, "Practical design considerations for a si igbt + sic mosfet hybrid switch: Parasitic interconnect influences, cost, and current ratio optimization," IEEE Transactions on Power Electronics, vol. 34, no. 1, pp. 724-737, 2018.
[18] S. Zhao, X. Zhao, A. Dearien, Y. Wu, Y. Zhao, and H. A. Mantooth, "An intelligent versatile model-based trajectory optimized active gate driver for silicon carbide devices."
[19] S. Zhao, A. Dearien, Y. Wu, C. Farnell, A. U. Rashid, F. Luo, and H. A. Mantooth, "Adaptive multi-level active gate drivers for sic power devices," IEEE Transactions on Power Electronics, 2019.
[20] H. Gui, Z. Zhang, R. Chen, J. Niu, L. M. Tolbert, F. F. Wang, D. Costinett, B. J. Blalock, and B. B. Choi, "Gate drive technology evaluation and development to maximize switching speed of sic discrete devices and power modules in hard switching applications," IEEE Journal of Emerging and Selected Topics in Power Electronics, 2019.
[21] A. Anthon, Z. Zhang, M. A. Andersen, D. G. Holmes, B. McGrath, and C. A. Teixeira, "The benefits of sic mosfet s in a t-type inverter for grid-tie applications," IEEE Transactions on Power Electronics, vol. 32, no. 4, pp. 2808-2821, 2017.
[22] H.-C. Chen, M.-J. Tsai, Y.-B. Wang, and C. Po-tai, "A modulation technique for neutral point voltage control of the three-level neutral-point-clamped converter," IEEE Transactions on Industry Applications, 2018.
[23] Y. Jiao, F. C. Lee, and S. Lu, "Space vector modulation for three-level npc converter with neutral point voltage balance and switching loss reduction," IEEE Transactions on Power Electronics, vol. 29, no. 10, pp. 5579-5591, 2014.
[24] U.-M. Choi, J.-S. Lee, and K.-B. Lee, "New modulation strategy to balance the neutral-
point voltage for three-level neutral-clamped inverter systems," IEEE Transactions on Energy Conversion, vol. 29, no. 1, pp. 91-100, 2014.
[25] J. Holtz, M. Holtgen, and J. O. Krah, "A space vector modulator for the high-switching frequency control of three-level sic inverters," IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2618-2626, 2014.
[26] N. Babu and P. Agarwal, "Nearest and non-nearest three vector modulations of npci using two-level space vector diagram-a novel approach," IEEE Transactions on Industry Applications, vol. 54, no. 3, pp. 2400-2415, 2018.
[27] Y. Jiao, "High power high frequency 3-level neutral point clamped power conversion system," Ph.D. dissertation, Virginia Polytechnic Institute and State University, 2015.
[28] H. Zhang, L. Yang, S. Wang, and J. Puukko, "Common-mode emi noise modeling and reduction with balance technique for three-level neutral point clamped topology," IEEE Transactions on Industrial Electronics, vol. 64, no. 9, pp. 7563-7573, 2017.
[29] A. Deshpande, B. Narayanasamy, and F. Luo, "Analysis of conducted emi in si igbt + sic mosfet hybrid switch based converters," in 2018 IEEE International Symposium on Electromagnetic Compatibility and 2018 IEEE Asia-Pacific Symposium on Electromagnetic Compatibility (EMC/APEMC). IEEE, 2018, pp. 127-127.
[30] B. Narayanasamy, F. Luo, and Y. Chu, "Modeling and stability analysis of voltage sensing based differential mode active emi filters for ac-dc power converters," in 2018 IEEE Symposium on Electromagnetic Compatibility, Signal Integrity and Power Integrity (EMC, SI \& PI). IEEE, 2018, pp. 322-328.
[31] B. Narayanasamy, A. S. Sathyanarayanan, A. Deshpande, and F. Luo, "Analysis and mitigation of reflected wave voltages and currents in wbg devices based motor drives," in 2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA). IEEE, 2016, pp. 297-301.
[32] __, "Impact of cable and motor loads on wide bandgap device switching and reflected wave phenomenon in motor drives," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC). IEEE, 2017, pp. 931-937.
[33] B. Narayanasamy, F. Luo et al., "High density emi mitigation solution using active approaches," in 2017 IEEE International Symposium on Electromagnetic Compatibility \& Signal/Power Integrity (EMCSI). IEEE, 2017, pp. 813-818.
[34] D. Christen and J. Biela, "Analytical switching loss modeling based on datasheet parameters for mosfet s in a half-bridge," IEEE Transactions on Power Electronics, vol. 34, no. 4, pp. 3700-3710, 2019.
[35] Z. Zhang, "Characterization and realization of high switching-speed capability of sic power devices in voltage source converter," 2015.
[36] Z. Chen, "Characterization and modeling of high-switching-speed behavior of sic active devices," Ph.D. dissertation, Virginia Tech, 2009.
[37] B. Liu, R. Ren, E. A. Jones, H. Gui, Z. Zhang, R. Chen, F. Wang, and D. Costinett, "Effects of junction capacitances and commutation loops associated with line-frequency devices in three-level ac/dc converters," IEEE Transactions on Power Electronics, 2018.

# 4 Selective Digital Active EMI filtering using Resonant Controller Hongwu Peng, Balaji Narayanasamy, Asif Imran Emon, Zhao Yuan, Rongxuan Zhang, and Fang Luo 

### 4.1 Abstract

Conventional passive EMI filters are bulky and occupy up to $\mathbf{3 0} \%$ of converter volume and weight. Active EMI filters are a critical technology that enables a reduction in the size of passive components. The performance of active EMI filters (AEF) with feedback control for volume reduction is limited by relatively low-gain on the feedback loop to ensure stability. A novel digital active EMI filter (DAEF) with the resonant controller, which provides ultra high-gain at frequencies of interest, is demonstrated for DM noise attenuation in this paper. The filter consists of a noise sensing circuit, the resonant controller built in the Field Programmable Gate Array (FPGA), and the noise injection circuit. The experimental test results show that the proposed EMI filter has $\mathbf{4 5} \mathbf{d B}$ more attenuation at $\mathbf{1 5 0} \mathbf{~ k H z}$ than the conventional passive EMI filter, which is also the highest attenuation reported in the DAEF literatures.

### 4.2 Introduction

Power converters generate conducted EMI noise due to the switching action of the power semiconductor devices [1-3]. Conventionally, a second-order passive EMI filter using an inductor and capacitor, is utilized to mitigate this noise. These passive filters tend to be bulky and could occupy up to $30 \%$ of the system volume. Active EMI filters (AEF) could be used to reduce the volume of the passive components. The AEF provides attenuation up to a few Mega Hz , and a smaller passive filter is used to provide high-frequency attenuation. The AEF, along with the
passive filters, is referred to as hybrid EMI filters (HEFs). The AEFs can be classified based on the methodology of control, the active circuits, noise sensing, and noise cancellation mechanisms [4]. Previously, AEFs using feedforward[4], feedback[5-7], and a combination of both control techniques [7] have been demonstrated. Also, AEFs utilizing different voltage or current sensing and cancellation have been demonstrated [8-12]. All these implementations use analog ICs along with passive components for the active circuits, and the performance of single-stage AEFs is limited due to the stability. Recently, DAEFs [13-16] that use DSP/FPGAs in addition to the analog circuitry have been demonstrated. This paper proposes a new control algorithm for single-stage DAEF, which demonstrates higher attenuation than any other previous works in the literature.


Fig. 4.1: Proposed digital active EMI filter with the resonant controller: (a) Digital active EMI filter based on VSCC topology (b) Resonant controller built in FPGA

A typical implementation of a voltage-sensing current-cancellation (VSCC) digital active EMI filter (DAEF) is shown in Fig. 4.1aa. It comprises of the noise sensing high-pass filter (HPF), the Analog-to-Digital Converter (ADC), the DSP/FPGA, the Digital-to-Analog Converter (DAC), the active circuit, the main passives, and the compensation circuitry. The DSP/FPGA will not be present in an analog-only implementation. The main limitation to the performance of any AEF with feedback compensation is stability. The stability is mainly influenced by the
phase shift introduced by the noise-sensing stage [6] and the noise-processing stage. Particularly, in converters with ac voltage, a second-order high-pass filter is required to separate the sensed noise from the fundamental voltage or current signal. This results in reduced attenuation of the AEF and additional compensation network. Some compensation networks require high-voltage capacitors, thus reducing the volumetric benefits of using an active EMI filter. This limitation is applicable to both analog and digital AEF. In [17] showed how the processing delay in digital AEF affects the attenuation. In [16], it was shown that the previous switching cycle noise could be used to compensate for noise in the next switching cycle to avoid the delay. However, attenuation of only $24 d B$ could be achieved in the process. This paper proposes an improved digital active EMI filter that uses the resonant controller which achieves improved attenuation without increasing the volume overhead from additional high-voltage components.

The proportional resonant $(\mathrm{PR})$ controller $[18,19]$ has been widely used in grid-connected inverters, which provides superior performance than the conventional proportional-integral (PI) controller in tracking sinusoidal signals. Ideally, the resonant part of the PR controller provides infinite gain at the frequency of interest, while providing no gain or phase shift at other frequencies. Thus, the resonant controller will be perfectly suitable for the VSCC DAEF application. CISPR 22 [20] class B conducted noise limits, defines EMI test frequency range from 150 kHz to 30 MHz . If the resonant controller is to be implemented in the DAEF system, the resonant frequency should be set to be a few 100 s of kHz , while digital controller discretization frequency should be at least a few $10 s$ of MHz for fulfilling the sampling requirement. Therefore, a FPGA instead of a DSP is used for control. The structure of the resonant controller is shown in Fig. 4.1b, multiple resonant controllers are used in parallel at different frequencies for canceling EMI noise at different frequencies.

The contributions of this work are as follows. A novel digital AEF that implements VSCC
topology using the resonant controller is proposed. The stability analysis of the proposed implementation is carried out. The discretization and modeling of the resonant controller based VSCC AEF are demonstrated, and the design methodology for proposed implementation is laid out. By utilizing the resonant controller in the FPGA, the proposed AEF achieves an attenuation of $46 d B$ at around 150 kHz , which is 25 dB higher than the conventional single-stage active EMI filter. This is the highest reported attenuation in the literature using single-stage digital or analog AEF.

The organization of the work is as follows. Section II describes the topology that is used in the implementation. Section III involves the theoretical modeling of proposed VSCC with the resonant controller. Section IV describes the design example for the proposed concept, and frequency domain measurements using the vector network analyzer (VNA) is performed to verify the modeling. Section V describes the experimental test setup and discusses the small-signal and converter test results. Section VI presents the conclusion.

### 4.3 Active EMI filter Topology and System Level Modeling

Different AEF topologies use either current or voltage sensing and compensation. The AEF topologies that utilize current-sensing or voltage compensation, current transformers (CTs) or voltage-injection transformers are needed for implementation. For DM noise, CTs and voltageinjection transformers can be bulky when the line current is high. Therefore, AEF topologies that do not have transformers are preferred. The voltage-sense current-cancellation topology requires high voltage capacitors and other low voltage circuitry for noise sensing and cancellation. In summary, VSCC topology will maximize the volume reduction for AEFs, and will be used in this paper. Previously, feedback control based voltage-sense current-cancellation topology was demonstrated in [6]. However, the attenuation of only 12 dB at around 150 kHz is obtained. This


Fig. 4.2: VSCC AEF topology: (a) Simplified VSCC AEF topology (b) Equivalent circuit of VSCC AEF topology
paper utilizes the resonant controller built in FPGA for the feedback loop of the VSCC AEF and achieves 46 dB attenuation at around 150 kHz and is the highest attenuation in reported literatures.

The VSCC AEF topology is shown in Fig. 4.1, and the simplified version of VSCC topology is shown in Fig. 4.2a, where the feedback loop is collapsed into a transfer function $R_{j t}$. Through Norton and Thevenin's equivalent circuit transformation, the equivalent circuit can be obtained as Fig. 4.2b. $I_{S}$ is the noise source current, and $I_{S}^{\prime}$ represents equivalent noise source current considering the current sharing between the differential-mode noise source impedance $\left(Z_{S}\right)$ and impedance of DM inductor $Z_{D M}$. The new equivalent noise source $\left(I_{S}^{\prime}\right)$ and noise source impedance $\left(Z_{S}^{\prime}\right)$ is given by (4.1) and (4.2), respectively. The AEF cancellation current and noise current on the LISN are represented by $I_{S C}$ and $I_{S L}$, respectively. The noise voltage on the LISN is represented by $V_{L}$.

$$
\begin{equation*}
I_{S}^{\prime}=\frac{Z_{S}}{Z_{S}+Z_{D M}} I_{S} \tag{4.1}
\end{equation*}
$$

$$
\begin{equation*}
Z_{S}^{\prime}=Z_{S}+Z_{D M} \tag{4.2}
\end{equation*}
$$



Fig. 4.3: Block diagram of the VSCC DAEF system: (a) System block diagram (Sensing and FPGA processing stage are collapsed into $R_{j t}$ ) (b) Equivalent system block diagram (c) Sensing and FPGA processing stage block diagram

According to Fig. 4.1 and Fig. 4.2b, the block diagram of the VSCC AEF system is shown in Fig. 4.3a. The equivalent system block diagrams is shown in Fig. 4.3b, where $G_{F W}(s)$ and $G_{F B}(s)$ donate the transfer function of the forward and backward loop. Sensing and FPGA processing are collapsed into $R_{j t}$. The open-loop current gain $G_{F W}$ without the DAEF ( $R_{j s}$ is disconnected) is given by (4.3). The feedback loop transfer function is given by (4.4). Close-loop current gain $G_{C L}$ with active EMI filter is given by (4.5). The insertion gain $G_{I S}$, which is defined as the ratio of current flowing through $Z_{L I S N}$ with and without active EMI filter, can be derived as (4.6). The open-loop gain is given by (4.7), which will be used for to define the stability margin.

$$
\begin{gather*}
G_{F W}=\frac{I_{S L}}{I_{S}^{\prime}}=\frac{Z_{S}^{\prime} \cdot Z_{I N J}}{Z_{I N J} \cdot\left(Z_{S}^{\prime}+Z_{L I S N}\right)+Z_{L I S N} \cdot Z_{s}^{\prime}}  \tag{4.3}\\
G_{F B}=\frac{I_{S C}}{I_{S L}}=R_{j s} \frac{Z_{L I S N}}{Z_{I N J}}  \tag{4.4}\\
G_{C L}=\frac{I_{S L}}{I_{S}^{\prime}}=\frac{G_{F W}}{1+G_{F W} \cdot G_{F B}} \tag{4.5}
\end{gather*}
$$

$$
\begin{gather*}
G_{I S}=\frac{G_{F W}}{G_{C L}}=\frac{1}{1+G_{F W} \cdot G_{F B}}  \tag{4.6}\\
T_{L G}=G_{F W} \cdot G_{F B} \tag{4.7}
\end{gather*}
$$

The sensing and FPGA processing transfer function $R_{j t}$ is shown In Fig. 4.3c. $T_{H P F}$ denotes the transfer function of the high pass filter, $T_{i s o}$ denotes the RF transformer transfer function, $G_{A D C}$ and $G_{D A C}$ denotes the transfer function of ADC sampling stage, $R_{w i, T p}(z)$ denotes the transfer function of the digitized resonant controller, $G_{Z O H}$ denotes the transfer function of transformation between continuous and discrete domain. Within FPGA, resonant controllers are built in parallel with each other, and the transfer function of $R_{j s}$ is given by (4.8). The resonant controller provides high gain at frequencies that match the noise source spectrum. This enables the DAEF to provide high attenuation to the EMI noise at those frequencies. However, the delay introduced by $\mathrm{ADC} / \mathrm{DAC}$ and the phase introduced by the resonant controller will give rise to the stability issues in the feedback loop.

$$
\begin{equation*}
R_{j s}=T_{H P F} \cdot T_{i s o}^{2} \cdot G_{A D C} \cdot G_{D A C} \cdot \sum_{w_{i}=w_{1}}^{w_{i}=w_{n}} R_{w i, T P}(z) \tag{4.8}
\end{equation*}
$$

### 4.4 Detailed Modeling of Digital Resonant Controller and Circuit Elements

This section will discuss discretization methods of the resonant controller and detailed modeling of each circuit elements within the VSCC DAEF system, which will provide a guideline for the component value design.

### 4.4.1 Discretization Methods of Resonant Controller

In [19] showed the influence of different discretization methods on the performance of the resonant controller. Continuous domain expression of the resonant controller is given by (4.9). Forward Euler, zero-order-hold, and the Tustin with prewarping discretization expressions for the resonant controller are given in (4.10), (4.11), and (4.12), respectively. $w_{i}$ denotes the resonant frequency, and $T_{s}$ denotes the digitization step.

$$
\begin{gather*}
R_{w i}(s)=\frac{K_{r} s}{s^{2}+w_{i}^{2}}  \tag{4.9}\\
R_{w i, F E}(z)=\frac{K_{r} T_{s} \cdot\left(z^{-1}-z^{-2}\right)}{1-2 z^{-1}+z^{-2}\left(1+w_{i}^{2} T_{s}^{2}\right)}  \tag{4.10}\\
R_{w i, Z O H}(z)=\frac{K_{r} \sin \left(w_{i} T_{s}\right) / w_{i} \cdot\left(z^{-1}-z^{-2}\right)}{1-2 z^{-1} \cos \left(w_{i} T_{s}\right)+z^{-2}}  \tag{4.11}\\
R_{w i, T P}(z)=\frac{K_{r} \sin \left(w_{i} T_{s}\right) /\left(2 w_{i}\right) \cdot\left(1-z^{-2}\right)}{1-2 z^{-1} \cos \left(w_{i} T_{s}\right)+z^{-2}} \tag{4.12}
\end{gather*}
$$

A comparison of different discretization methods is given in Fig. 4.4, where $T s$ is 10 ns (corresponding to the sample rate of the FPGA), and the resonant frequency is 150 kHz . Within a small frequency range, the gain and phase of the resonant controller with continuous domain function, zero-order-hold, and the Tustin with prewarping discretization are matching well, all of which provide very high gain at the resonant frequency. However, the resonant controller with the forward Euler discretization method has minimal gain at the resonant frequency and is therefore


Fig. 4.4: Gain and phase comparison of different discretization methods: (a) Comparison within 10 kHz to 10 MHz (b) Comparison within 145 kHz to 155 kHz
not preferred in the real application. At higher frequencies, the resonant controller with zero-orderhold discretization methods has an undesired phase shift. Whereas, the resonant controller with the Tustin with prewarping discretization method matches better with continuous domain expression at all frequencies. Thus, the resonant controller using the Tustin with prewarping discretization method is chosen for the digital active EMI filter.

### 4.4.2 Gain Selection for Resonant Controller

As discussed above, the resonant controller using the Tustin with prewarping discretization methods matches pretty well with the continuous domain expression. The continuous domain expression will be used in this section to discuss the factors that affect the performance of the resonant controller.

The selection of gain at different resonant frequencies is dependant on the clock accuracy for pulse width modulation (PWM), the accuracy of the resonant controller itself within the FPGA, and the fundamental frequency of output current if the noise source is an inverter. Assuming the resonant frequency of the resonant controller is $w_{i}$, and the frequency variation caused by the PWM
clock accuracy or calculation accuracy is $\Delta w_{i}$ (either positive or negative). The amplitude of the resonant controller at $w=w_{i}+\Delta w_{i}$ frequency is given by (4.13). The lower limit of gain value selection is given by (4.14), where $d B_{r s d}$ denotes the desired amplitude residue of the resonant controller at $w=w_{i}+\Delta w_{i}$ frequency. The higher limit of gain value is given by (4.15), which limits the bandwidth of resonance within $w_{i}-0.05 w_{i}$ to $w_{i}+0.05 w_{i}$. This is essential to ensure that the resonant controller will not create stability issues when multiple resonant controllers are used in parallel.

$$
\begin{gather*}
\left|R_{s}\left(w_{i}+\Delta w_{i}\right)\right|=\left|\frac{K_{r, i}}{-2 \Delta w_{i}+\frac{\Delta w_{i}^{2}}{w_{i}+\Delta w_{i}}}\right|  \tag{4.13}\\
\left|R_{s}\left(w_{i}+\Delta w_{i}\right)\right|>10^{\frac{d B_{r s d}}{20}}  \tag{4.14}\\
\left|R_{s}\left(w_{i} \pm 0.05 w_{i}\right)\right| \approx \frac{10 K_{r, i}}{w_{i}}<2 \tag{4.15}
\end{gather*}
$$

### 4.4.3 Modeling of The High Pass Filter

The converter that uses this filter could be fed from ac or dc supply. Either way, the noisesensing stage has to sufficiently attenuate any 60 Hz ac voltage and its harmonics, and the highfrequency currents due to rectifier operation or any other converters connected to the same node. Otherwise, any low-frequency harmonics can easily saturate the output of the active circuits. Ideally, the output of the high pass filter should only include the switching frequency and its harmonics in the desired EMI frequency range ( 150 kHz to 30 MHz ). The design of the sensing network requires careful consideration to ensure that it:

1. has the desired performance throughout the entire frequency range and
2. it does not add too much to the volume of the filter

It is not possible to get high attenuation at 60 Hz with a $1^{s t}$ order high pass filter. Therefore a $2^{\text {nd }}$ order high pass filter is used as the sensing network. The capacitor $C_{s 1}$ needs to be rated for the input voltage and needs to be safety rated (X1Y1 rated). The other components $C_{s 2}, R_{s 1}$ and $R_{s 2}$ are low voltage and low power components. The capacitor $C_{s 2}$ is a 50 V rated X 7 R surface mount capacitor. The transfer function of the filter is given by (4.16) $\sim$ (4.18). The output of the high pass filter is buffered (op-amp configured as a voltage follower) and fed to ADC. The selected op-amp is unity-gain stable with a gain-bandwidth of about 500 MHz . Therefore, the output of the buffer could be assumed to be the same as that of the high pass filter.

$$
\begin{gather*}
T_{H P F}=\frac{s^{2}}{s^{2}+k_{1} s+k_{2}}  \tag{4.16}\\
k_{1}=\left(\frac{1}{C_{s 1} R_{s 1}}+\frac{1}{C_{s 1} R_{s 2}}+\frac{1}{C_{s 2} R_{s 2}}\right)  \tag{4.17}\\
k_{2}=\frac{1}{C_{s 1} C_{s 2} R_{s 1} R_{s 2}} \tag{4.18}
\end{gather*}
$$

### 4.4.4 modeling of the ADC and DAC Sampling System

According to [21], the RF transformer used in the sampling system for matching the impedance on termination, the transfer function can be modeled as (4.19). The characteristic of the RF transformer is simply a bandpass filter, which has the first corner frequency $w_{1}$ at around 20 kHz and the second corner frequency $w_{2}$ at around 200 MHz .

$$
\begin{equation*}
T_{i s o}=\frac{1}{\left(1+w_{1} / s\right) \cdot\left(1+s / w_{2}\right)} \tag{4.19}
\end{equation*}
$$

[22] presented the model of the discrete sampling system, the transfer function of transformation between continuous and discrete domain is given in (4.20), where $T_{s}$ represents the digitization step.

$$
\begin{equation*}
G_{Z O H}=\frac{1-e^{-s T_{s}}}{s T_{s}} \tag{4.20}
\end{equation*}
$$

The ADC and DAC models are given in (4.21) and (4.22), where $m$ and $n$ denote the bit width of ADC and $\mathrm{DAC}, V_{A D C}$ and $V_{D A C}$ denote the range of ADC and $\mathrm{DAC}, n_{A D C}$ and $n_{D A C}$ donate the clock latency of ADC/DACs. For most of the off-the-shelf ADC/DACs, there is clock latency around 5 to 15 clock cycles.

$$
\begin{align*}
& G_{A D C}=\frac{2^{m}}{V_{A D C}} \cdot z^{-n_{A D C}}  \tag{4.21}\\
& G_{D A C}=\frac{V_{D A C}}{2^{n}} \cdot z^{-n_{D A C}} \tag{4.22}
\end{align*}
$$

### 4.5 Design Example of the Proposed Concept and VNA Measurement for Stability Analysis

In this section, the AEF system's parameters for the design example will be given or derived based on previous chapters, and then, the open-loop gain and close loop gain modeling and VNA measurement will be conducted.

The noise source is a DC-DC converter, the output filter components' parameters are
$L=70 \mu H$ and $C=5 \mu F$. The switching frequency of the DC-DC converter is 50 kHz , and it realizes 12 to 5 V conversion. The inductance value of the DM inductor is $L_{D M}=131 \mu \mathrm{H}$, and the capacitance value of the DM capacitor is $C_{I N J}=470 n F$.

The gain for the resonant controller $\left(K_{r, i}\right)$ is selected based on (4.13) $\sim(4.15)$. For example, for a DC-DC converter, which switching frequency is 50 kHz , and resonant controller at 150 kHz is to be designed for DAEF. Assuming the 150 kHz noise will have $\pm 300 \mathrm{~Hz}$ variation. Furthermore, $30 d B$ amplitude residue $\left(d B_{r s d}\right)$ at $150 \mathrm{kHz} \pm 300 \mathrm{~Hz}$ is to be ensured. According to (4.14), the lower limit of the gain $K_{i}$ can be calculated as $1.9 \cdot 10^{4}$. According to (4.15), the higher limit of $K_{i}$ can be calculated as $3 \cdot 10^{4}$. So the value of the resonant controller's gain $K_{i}$ should satisfy $1.9 \cdot 10^{4}<K_{i}<3 \cdot 10^{4}$.

For the second order high pass filter, the components' values are: $C_{s 1}=4.7 n F, C_{s 2}=$ $10 n F, R_{s 1}=3.3 \mathrm{k} \Omega$ and $R_{s 2}=3.3 \mathrm{k} \Omega$. According to (4.16) $\sim$ (4.18), two corner frequencies of the high pass filter can be calculated as 700 Hz and 7 kHz . The attenuation of 60 Hz signal is around $35 d B$, which will make sure that the line frequency voltage variation will not saturate the ADC sampling.

The proposed concept is implemented using Intel Cyclone IV FPGA in a Terasic DE2115 demo board, and the operating frequency is set to 100 MHz , so the discretization time step is $T_{s}=10 \mathrm{~ns}$. In the configuration, the ADC AD9254 [23] has around 4 ns of propagation delay and 12 cycles of clock latency. Since the ADC is using the same clock as that of the FPGA, the propagation delay can be ignored, and totally 13 cycles of clock latency exist in ADC sampling. The same concept can be applied to DAC DAC5672 [24] model. In equation (4.21) and (4.22), the $n_{A D C}$ and $n_{D A C}$ values can be acquired as (4.23).

$$
\begin{equation*}
n_{A D C}=14, \quad n_{D A C}=5 \tag{4.23}
\end{equation*}
$$

Based on $(4.3) \sim(4.8)$, the loop gain of the proposed configuration of AEF without the resonant controller can be expressed as (4.24). The first round of loop gain and phase measurement should be done by replacing the resonant controller with unity gain transfer function, which is described as (4.7). The loop gain measured from the circuit under test as well as loop gain calculated from modeling are shown in Fig. 4.5. From 70 kHz to 20 MHz , the model matches pretty well with the measurement, the discrepancy of the low-frequency and high-frequency gain/phase might be caused by the inaccuracy of the model of the RF transformer.

$$
\begin{equation*}
T_{L G, w / o ~ r e s}=G_{F W} \cdot \frac{Z_{L I S N}}{Z_{I N J}} \cdot T_{H P F} \cdot T_{i s o}^{2} \cdot G_{A D C} \cdot G_{D A C} \tag{4.24}
\end{equation*}
$$



Fig. 4.5: Loop gain without resonant controller

In order to understand each part of the circuit's effects on stability, the bode plot of each function is shown in Fig. 4.6. As shown in the figure, in the frequency range of 9 kHz to 300 kHz ,
the $G_{F W} Z_{L I S N} / Z_{I N J}$ transfer function and high pass filter $T_{H P F}$ transfer function is providing gain attenuation and phase lead. In the high-frequency range (above 300 kHz ), the gain of each transfer function will be maintaining stable, but the $G_{A D C}$ and $G_{D A C}$ will have tremendous phase lag due to the clock latency.


Fig. 4.6: The bode plot of each transfer function.

Gain and phase of the loop gain without the PR controller is of great significance in determining where the digital PR controller can be implemented. As shown in Fig. 4.4b, the resonant controller will introduce $90^{\circ}$ lead/lag. In order to make sure that the entire loop gain with the resonant controller implemented is stable, the original phase of the loop gain without PR controller should be within $\pm 90^{\circ}$. Otherwise, phase compensation should be implemented together with the resonant controller. As shown in Fig. 4.4 b, to remain $25^{\circ}$ phase margin, 65 kHz to 950 kHz frequency range is available for implementing the resonant controller without any phase compensation.

Assuming the noise source is a converter/inverter operating at 50 kHz switching frequency,
then the noise source will contain $k_{i} \cdot 50 \mathrm{kHz}$ noise and its harmonics. CISPR 22 defined the conducted emission limit from 150 kHz to 30 MHz , so the resonant controller's frequencies are selected as $i \cdot 50 \mathrm{kHz}$ where i ranges from 3 to 19 . Gain selection for the resonant controller is done by using (4.14) and (4.15). After carefully designing the resonant frequencies and gains, the loop gain incorporating resonant controller is obtained in Fig. 4.7. As it can be seen from the loop gain measurement, the phase margin at the highest frequency is exactly $25^{\circ}$, which matches well with previous analysis.


Fig. 4.7: Loop gain with the resonant controller


Fig. 4.8: Insertion loss measurement setup

The insertion loss measurement is carried out using a VNA (Bode-100) is shown in Fig.


Fig. 4.9: Insertion loss measurement of DAEF implementation
4.8, and the measurement result is shown in Fig. 4.9. The figure shows that the insertion loss at 150 kHz is enhanced by about 45 dB using the resonant controller. The insertion loss is high at harmonics of $50 \mathrm{kHz}(\mathrm{n}=3,4, \ldots, 19)$.

### 4.6 Experimental Results

The filter discussed above is implemented in the experiment. The proposed resonant controller is implemented in the FPGA (Intel Cyclone IV FPGA in a Terasic DE2-115 demo board along with a Terasic AD/DA daughter card with a sample rate of 100 MHz ). Apart from the filter, the noise is measured at the LISN using an EMI receiver.

### 4.6.1 Small-Signal EMI Test

In the small-signal measurement, a function generator along with a buffer is used as the noise source, and $\mathrm{D}=0.5$ and $\mathrm{D}=0.3$ are implemented and tested. The EMI receiver measurement is shown in Fig. 4.11a and the attenuation at 150 kHz with the active EMI filter is about 45 dB , which is the highest attenuation reported in any active EMI filter literature, both analog and digital active EMI filters. As for $\mathrm{D}=0.3$ condition, harmonics of $50 \mathrm{kHz}(\mathrm{n}=3,4, \ldots, 19)$ is attenuated


Fig. 4.10: Experiment setup: (a) Equivalent circuit for experiment setup (b) Picture for experiment setup
down to noise floor as well.

### 4.6.2 Converter EMI Test Results

In the converter EMI test, the noise source is a buck converter which converts voltage from 12 V to 5 V , and the switching frequency is 50 kHz , the output current is 1 A . As shown in Fig. 4.12, the EMI noise at 150 kHz is attenuated 37 dB by using AEF, and all the other harmonics between 150 kHz to 950 kHz are attenuated to the noise floor. The performance of the proposed DAEF is the best among all reported literature.

## Conclusion

The performance of conventional digital active EMI filters is limited by the delay introduced by the $\mathrm{ADC} / \mathrm{DAC}$. The best attenuation reported in the literature is 24 dB at 150 kHz . This


Fig. 4.11: Small-signal test of proposed DAEF under different noise source condition: (a) Test under $\mathrm{D}=0.5$ condition (b) Test under $\mathrm{D}=0.3$ condition


Fig. 4.12: Converter EMI test result
paper proposes a new method to combine the resonant controller along with the digital active EMI filter to improve the attenuation by another 20 dB . Design and modeling of the proposed DAEF are discussed, small-signal experimental results, as well as converter test results, have confirmed the validity of the proposed method.

### 4.7 Acknowledgment

The authors would like to acknowledge the National Science Foundation (NSF Award No. 1846917) for lending financial support for this work.

### 4.8 Bibliography

[1] B. Narayanasamy and F. Luo, "A survey of active emi filters for conducted emi noise reduction in power electronic converters," IEEE Transactions on Electromagnetic Compatibility, 2019.
[2] H. Peng, Z. Yuan, X. Zhao, B. Narayanasamy, A. Deshpande, A. I. Emon, F. Luo, and C. Chen, "Improved space vector modulation for neutral-point balancing control in hybrid-switch-based t-type neutral-point-clamped inverters with loss and common-mode voltage reduction," CPSS Transactions on Power Electronics and Applications, vol. 4, no. 4, pp. 328338, 2019.
[3] Z. Yuan, H. Peng, A. Deshpande, B. Narayanasamy, A. I. Emon, F. Luo, and C. Chen, "Design and evaluation of laminated busbar for 3-level t-type npc power electronics building block with enhanced dynamic current sharing," IEEE Journal of Emerging and Selected Topics in Power Electronics, 2019.
[4] S. Wang, Y. Y. Maillet, F. Wang, D. Boroyevich, and R. Burgos, "Investigation of hybrid EMI filters for common-mode EMI suppression in a motor drive system," vol. 25, no. 4, pp. 1034-1045.
[5] Y. Chu, S. Wang, and Q. Wang, "Modeling and stability analysis of active/hybrid common-mode EMI filters for DC/DC power converters," vol. 31, no. 9, pp. 6254-6263. [Online]. Available: http://ieeexplore.ieee.org/document/7332787/
[6] B. Narayanasamy, F. Luo, and Y. Chu, "Modeling and stability analysis of voltage sensing based differential mode active EMI filters for AC-DC power converters," p. 7.
[7] R. Goswami, S. Wang, E. Solodovnik, and K. Karimi, "Differential mode active EMI filter design for a boost power factor correction (PFC) AC/DC converter," pp. 1-1. [Online]. Available: https://ieeexplore.ieee.org/document/8362841/
[8] B. Narayanasamy, F. Luo, and Y. Chua, "High density EMI mitigation solution using active approaches," in 2017 IEEE International Symposium on Electromagnetic Compatibility \& Signal/Power Integrity (EMCSI). IEEE, pp. 813-818. [Online]. Available: http://ieeexplore.ieee.org/document/8077979/
[9] P. Pairodamonchai, S. Suwankawin, and S. Sangwongwanich, "Design and implementation of a hybrid output EMI filter for high-frequency common-mode voltage compensation in PWM inverters," vol. 45, no. 5, pp. 1647-1659.
[10] J. Biela, A. Wirthmueller, R. Waespe, M. L. Heldwein, K. Raggl, and J. W. Kolar, "Passive and active hybrid integrated EMI filters," vol. 24, no. 5, pp. 1340-1349. [Online]. Available: http://ieeexplore.ieee.org/document/4909406/
[11] M. Ali, E. Laboure, and F. Costa, "Integrated active filter for differential-
mode noise suppression," vol. 29, no. 3, pp. 1053-1057. [Online]. Available: http://ieeexplore.ieee.org/document/6576305/
[12] D. Shin, S. Jeong, and J. Kim, "Quantified design guidelines of a compact transformerless active EMI filter for performance, stability, and high voltage immunity," vol. 33, no. 8, pp. 6723-6737.
[13] Y. Zhang, K. Zhang, J. Zhou, Y. Kang, and Y. Gao, "Digital active common mode EMI suppression technique for switching converters," in IECON 2007-33rd Annual Conference of the IEEE Industrial Electronics Society, pp. 2073-2078.
[14] D. Hamza and M. Qiu, "Digital active EMI control technique for switch mode power converters," vol. 55, no. 1, pp. 81-88.
[15] D. Hamza, M. Pahlevaninezhad, and P. K. Jain, "Implementation of a novel digital active EMI technique in a DSP-based DC \#x2013;DC digital controller used in electric vehicle (EV)," vol. 28, no. 7, pp. 3126-3137.
[16] J. Ji, W. Chen, and X. Yang, "Design and precise modeling of a novel digital active EMI filter," in 2016 IEEE Applied Power Electronics Conference and Exposition (APEC). IEEE, pp. 3115-3120. [Online]. Available: http://ieeexplore.ieee.org/document/7468309/
[17] J. Ji, W. Chen, X. Yang, and J. Lu, "Delay and decoupling analysis of a digital active EMI filter used in arc welding inverter," vol. PP, no. 99, pp. 1-1.
[18] R. Teodorescu, F. Blaabjerg, M. Liserre, and P. C. Loh, "Proportional-resonant controllers and filters for grid-connected voltage-source converters," IEE Proceedings-Electric Power Applications, vol. 153, no. 5, pp. 750-762, 2006.
[19] A. G. Yepes, F. D. Freijedo, J. Doval-Gandoy, Ó. López, J. Malvar, and P. FernandezComesana, "Effects of discretization methods on the performance of resonant controllers," IEEE Transactions on Power Electronics, vol. 25, no. 7, pp. 1692-1712, 2010.
[20] I. E. Commission et al., "Industrial, scientific and medical (ism) radio-frequency equipmentelectromagnetic disturbance characteristics-limits and methods of measurement," CISPR 11, 2003.
[21] TT1-6-KK81, 1:1 CORE WIRE Transformer, 0.004-300 MHz, 50 , Mini-Circuits, 2017.
[22] D. Hamza and M. Qiu, "Digital active emi control technique for switch mode power converters," IEEE transactions on electromagnetic compatibility, vol. 55, no. 1, pp. 81-88, 2012.
[23] AD9254, 14-Bit, 150 MSPS, 1.8 V Analog-to-Digital Converter, Analog Devices, 2006.
[24] DAC5672, 14-Bit, 275 MSPS, Digital-to-Analog Converter, Texas Instruments, 2017.

## 5 Conclusion and Future Work

Based on the work mentioned above, the major challenges of the 3 phase 3-L TNPC system building and control have been identified. However, for the system level design, the switching loop optimization and the current sharing strategy have not been discussed. The modulation technology, which introduced in Chapter 2, has not been implemented into hardware prototype yet. For the active EMI filter, the proposed configuration has not been implemented into inverter topology, and a proportional part may also need to be included for better bandwidth. The following are the needs for future work and research:

1. Extend the system-level optimization to power stage hardware design as well as the device paralleling design. A thermal solution for the hardware also needs to be investigated.
2. The proposed modulation and control technology needs to be implemented to hardware for better evaluation and understanding.
3. The active EMI filter needs to be implemented into inverter topology, and proportional part needs to be introduced.
4. Active EMI filter can be integrated into higher power level converter, further information for OPAMP selection, high power design needs to be discussed,

## A List of published and submitted work

1. H. Peng, Z. Yuan, B. Narayanasamy, X. Zhao, A. Deshpande and F. Luo, "Comprehensive Analysis of Three-phase Three-level T-type Neutral-Point-Clamped Inverter with Hybrid Switch Combination," 2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), Xi'an, China, 2019, pp. 816-821. doi: 10.1109/PEDG.2019.8807618
2. H. Peng et al., "Improved space vector modulation for neutral-point balancing control in hybrid-switch-based T-type neutral-point-clamped inverters with loss and common-mode voltage reduction," in CPSS Transactions on Power Electronics and Applications, vol. 4, no. 4, pp. 328-338, Dec. 2019, doi: 10.24295/CPSSTPEA.2019.00031.
3. H. Peng, B.Narayanasamy, Z.Yuan, A. Imran and F. Luo, "Selective Digital Active EMI filtering using Resonant Controller", submitted for review in IEEE Transactions on Power Electronics, Under review
4. H. Peng et al., "Practical Design and Evaluation of a High Efficiency 30-kVA Grid Connected PV Inverter with Hybrid Switch Structure", accepted for publication in 2020 IEEE Energy Conversion Congress and Exposition (ECCE)
5. Z. Yuan et al., "Design and Evaluation of Laminated Busbar for Three-Level T-Type NPC Power Electronics Building Block With Enhanced Dynamic Current Sharing," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, no. 1, pp. 395-406, March 2020, doi: 10.1109/JESTPE.2019.2947488.
6. B. Narayanasamy, H. Peng, A. Imran and F. Luo, '"Modeling and Analysis of a DifferentialMode Active EMI Filter with an Analog Twin-circuit," accepted for publication in IEEE Transactions on Electromagnetic Compatibility.
7. B. Narayanasamy, H. Peng, Z. Yuan and F. Luo, '’Zero-Phase-Filtering based Digital Active EMI Filter," submitted for review IEEE Transactions on Power Electronics, Under review
