# Towards an on-chip boost switching power converter: a design space exploration 

Gerard Villar, Eduard Alarcón*, Francesc Guinjoan, and Alberto Poveda<br>Electronic Engineering Department, Technical University of Catalunya, Barcelona, Spain<br>*Corresponding author: ealarcon@eel.upc.edu

Received 1 March 2005, accepted 7 June 2005


#### Abstract

This work presents the design space exploration of a boost switching power converter focused on its monolithic implementation. An analysis in terms of the models of its main circuit elements (switching transistors, inductor, and capacitor) is described. The figure of merit is defined taking into account output voltage ripple, power efficiency, and occupied die area as performance indexes, from which a singular point that maximizes performance is obtained. Transistor-level simulation results for a particular $0.35 \mu \mathrm{~m}$ standard CMOS technology are presented to validate the approach.


## 1 Introduction

The thrust for miniaturization of power supplies stands from the outstanding overall impact of this power processing subsystem within a whole system in terms of volume/area, weight, and efficiency, being the power management the limiting factor in the portability and operating lifetime, particularly in wireless and mobile systems such as cellular phone terminals - especially those with increasing power demands, such as in third-generation (3G) systems. Other applications include microsystem supplies and circuits and systems for ubiquitous computing and communications. The ultimate step thus consists in the fully monolithic integration of the power converter together
with the same circuits which constitute its load within either the same substrate or chip package, yielding a complete Powered System on a Chip (PSOC).

The direct correlation between the increase in switching frequency and the reduced weight and volume of reactive energy-storing elements (or, in planar integrated processes, the occupied area) dictates a clear increase in switching frequency if miniaturization and eventually on-chip integration is targeted. Nevertheless, increasing the switching frequency directly increases several losses within different elements which compose the power converter topology, such as both wire and core losses in magnetic elements and switching losses in semiconductor switches. Previous attempts to integrate switching power converters, either on the same substrate or with a Multi-chip-module (MCM) approach, have focused on the technology implications of integrating the converter (with outstanding results of converters operating in $10-250 \mathrm{MHz}$ range, $0.2-5 \mathrm{~W}$ range and efficiencies up to $56-80 \%$ [1-4]), but lack a proper-modeled analytical derivation of the converter key parameters such as operating frequency and inductor and capacitor value. This paper presents a modeling of the previous issues and provides an analytical framework for exploring the design space for future designs.

## 2 Analytical model for design space exploration

The modeling for design space exploration requires the selection of a topology over which that exploration is to be carried out. Accounting for batteryoperated systems requirements as key target systems, and without loss of generality of the approach, in the rest of this work a boost topology is considered (see, e.g., the high-performance boost converter used to supply high-efficiency RF power amplifiers described in [5]).

The main idea is to analytically define a figure of merit trading the converter circuit DC-DC conversion functionality (through the output ripple $\Delta v_{o}$ ), its power processing functionality by means of its power efficiency $\eta$ (through the evaluation of the different loss mechanisms) and the implementability in an integrated environment (through the occupied area). On the other hand, all these parameters depend on the three-dimensional design space given by inductor and capacitor values and switching frequency $\left(L, C, f_{s}\right)$. In the following, an ordered derivation of these dependencies is provided. The a priori parameters and assumptions of this analysis are application-oriented such as the topology, the input and output voltage levels ( $V_{i n}, V_{o}$ ), the average supply current demand, as well as all the technologyrelated parameters.

### 2.1 Output voltage ripple

Consider the boost switching DC-DC converter topology suited to integrated environments shown in Fig. 1 (note the use of synchronous rectification by means of complementary operated transistors as well as a MOSFET-based capacitor).

Firstly, its output ripple is given by the relationship

$$
\begin{equation*}
\Delta \nu_{o}=\frac{V_{o} D T_{s}}{R C}=\frac{V_{o} D}{R C f_{s}}=f_{\Delta \nu_{o}}\left(L, C, f_{s}\right) \tag{1}
\end{equation*}
$$

which requires to include the dependence of duty cycle on input and output voltages, taking into account DC winding losses in the inductor (modeled by means of $R_{w}$ ):

$$
\begin{equation*}
D=1-\frac{1+\sqrt{1-4\left(\frac{V_{o}}{V_{i n}}\right)^{2} \frac{R_{w}}{R}}}{2 \frac{V_{o}}{V_{\text {in }}}} \tag{2}
\end{equation*}
$$

where the undefined symbols have their usual meaning [6].


Figure 1: Boost switching power converter topology suited to IC implementation.

### 2.2 Efficiency

Secondly, the efficiency of the converter, which is the function involving more dependencies, is described by means of a first-order model that includes losses in the magnetic element (both static due to the winding resistance $P_{L-D C}$ and frequency-dependent due to magnetic core losses $P_{L-c o r e}$ ),
and losses in the semiconductor switching elements $P_{Q-a l l}$, both static and dynamic:

$$
\begin{equation*}
\eta=\frac{V_{i n} I_{L}-P_{L-D C}-P_{L-\text { core }}-P_{Q-a l l}}{V_{i n} I_{L}}=f_{\eta}\left(L, C, f_{s}\right) \tag{3}
\end{equation*}
$$

where $I_{L}$ stands for the inductor current $r m s$ value.
The DC losses due to the winding resistance are modeled by:

$$
\begin{equation*}
P_{L-D C}=I_{L}^{2} R_{w}=\frac{2 \rho}{A_{w}} \sqrt{\frac{\pi l_{c}}{\mu_{c}}}\left[\left(\frac{V_{o}}{R D^{4}}\right)^{2} \frac{1}{12}\left(\frac{V_{i n} D}{L f_{s}}\right)^{2}\right] \sqrt{L} \tag{4}
\end{equation*}
$$

where the squared inductor current, which is composed of the terms due to the switching transistors in a complementary operation, is given by:

$$
\begin{equation*}
I_{L}^{2}=\left(\frac{V_{o}}{R D^{\star}}\right)^{2} \frac{1}{12}\left(\frac{V_{i n} D}{L f_{s}}\right)^{2}=I_{Q 1}^{2}+I_{Q 2}^{2} \tag{5}
\end{equation*}
$$

As far as the magnetic core losses due to magnetic hysteresis are concerned, they can be modeled as being linearly dependent on frequency and quadratically dependent on the maximum inductor current [7]:

$$
\begin{equation*}
P_{L-\text { core }}=k_{\text {core }} f_{s} i_{L \max }^{2}+k_{\text {core } e} f_{s}\left(\frac{V_{o}}{R D^{4}}+\frac{V_{\text {in }} D}{2 L f_{s}}\right)^{2} . \tag{6}
\end{equation*}
$$

Regarding the losses in switching elements, the DC term is due to the ON resistance of the transistors, which yields:

$$
\begin{align*}
P_{Q D C-a l l} & =P_{Q 1 D C}+P_{Q 2 D C}=R_{o n}\left(I_{Q 1}^{2}+I_{Q 2}^{2}\right) \\
& =\frac{L_{g} \nu_{s}}{\mu_{n}\left(\frac{V_{o}}{R}+\frac{D V_{i n}}{2 L f_{s}}\right)}\left[\left(\frac{V_{o}}{R D^{\star}}\right)^{2} \frac{1}{12}\left(\frac{V_{i n} D}{L f_{s}}\right)^{2}\right] \tag{7}
\end{align*}
$$

the width of the transistors designed following [4], this is, by avoiding carriers to reach saturation currents (which are accounted for through the saturation velocity $v_{s}$ ), is:

$$
\begin{equation*}
W_{g}=\frac{I_{L \max }}{C_{o x}\left(V_{g s o n}-V_{T}\right) \nu_{s}}=\frac{\frac{V_{o}}{R}+\frac{D V_{i n}}{2 L f_{s}}}{C_{o x}\left(V_{g s o n}-V_{T}\right) \nu_{s}} \tag{8}
\end{equation*}
$$

and the ON resistance, in turn, is given by:

$$
\begin{equation*}
R_{o n}=\frac{V_{D S}}{I_{D}}=\frac{L_{g}}{\mu_{n} C_{o x} W_{g}\left(V_{g s o n}-V_{T}\right)}=\frac{L_{g} \nu_{s}}{\mu_{n}\left(\frac{V_{o}}{R}+\frac{D V_{i n}}{2 L f_{s}}\right)} \tag{9}
\end{equation*}
$$

where the undefined symbols regarding MOS transistors have their usual meaning [8].

The switching losses in transistors are directly proportional to both the switching frequency and the rise $\left(t_{r}\right)$ and fall $\left(t_{f}\right)$ times:

$$
\begin{equation*}
P_{Q s w i t c h i n g-a l l}=P_{Q 1 \text { switching }}+P_{Q 2 s w i t c h i n g}=P_{Q D C-a l l} \frac{f_{s}}{2}\left(t_{r}+t_{f}\right) \tag{10}
\end{equation*}
$$

Accounting for the capacitive load that the power transistors impose to their drivers [9]:

$$
\begin{equation*}
C_{i n}=W_{g} L_{g} C_{o x}=\frac{L_{g}\left(\frac{V_{o}}{R}+\frac{D V_{i n}}{2 L f_{s}}\right)}{\left(V_{g s o n}-V_{T}\right) \nu_{s}} \tag{11}
\end{equation*}
$$

the number of stages of tapered buffers in optimally designed drivers for the power transistors is given by:

$$
\begin{equation*}
N=\operatorname{round}\left[\ln \left(\frac{C_{i n}}{f a n_{i n}}\right)\right] \tag{12}
\end{equation*}
$$

so that, finally, the fall and rise times are given by:

$$
\begin{equation*}
t_{r}=t_{f}=t_{p d}\left[(N-1) e+\frac{C_{i n}}{f a n_{i n} e^{N-1}}\right] \tag{13}
\end{equation*}
$$

From previous expressions (7) and (10), the total losses due to the transistors are given by:

$$
\begin{align*}
P_{Q-a l l} & =P_{Q D C-a l l}+P_{Q s w i t c h i n g-a l l}=P_{Q D C-a l l}\left[1+\frac{f_{s}}{2}\left(t_{r}+t_{f}\right)\right]  \tag{14}\\
& =\frac{L_{g} \nu_{s}}{\mu_{n}\left(\frac{V_{o}}{R}+\frac{D V_{i n}}{2 L f_{s}}\right)}\left[\left(\frac{V_{o}}{R D^{\star}}\right)^{2} \frac{1}{12}\left(\frac{V_{i n} D}{L f_{s}}\right)^{2}\right]\left[1+\frac{f_{s}}{2}\left(t_{r}+t_{f}\right)\right] .
\end{align*}
$$

### 2.3 Occupied area

Thirdly, the physical resources for the implementation of the converter, which, as opposite to the classical weight and volume indexes, in an integrated environment consist in the occupied area, correspond to:

$$
\begin{equation*}
\text { Area }=A_{C}+A_{L}+2 A_{Q}=f_{A}\left(L, C, f_{s}\right) \tag{15}
\end{equation*}
$$

where the area occupied by the capacitor (implemented by the densest structure in a CMOS environment, which is a MOS-capacitor [10]), is given by:

$$
\begin{equation*}
A_{C}=C \frac{t_{o x}}{\varepsilon_{o x}} \tag{16}
\end{equation*}
$$

The area due to the inductor is dependent on the technology and implementation method (see [1-3,11-17]), but can be generally described by a certain inductive density $\left(\delta_{L}\right)$ :

$$
\begin{equation*}
A_{L}=\frac{L}{\delta_{L}} \tag{17}
\end{equation*}
$$

and the area of each transistor is directly given by its dimensions, considering the length of each transistor to be minimum, so as to save area, improve current drive and reduce $R_{O N}$, and accounting for expression (8):

$$
\begin{equation*}
A_{L}=W_{g} L_{g}=\frac{\frac{V_{o}}{R}+\frac{D V_{i n}}{2 L f_{s}}}{C_{o x}\left(V_{g s o n}-V_{T}\right) \nu_{s}} L_{g} \tag{18}
\end{equation*}
$$

### 2.4 Figure of merit

Finally, all the previous dependencies are collected in a single figure of merit, which depends on the three design parameters and allows the design optimization. Starting from the definition of a generic figure of merit with both proportional $(\beta)$ and exponential $(\gamma)$ weights:

$$
\begin{equation*}
\Gamma\left(x_{1}, \ldots, x_{n}\right)=\frac{\prod_{i} \beta_{i} f_{i}^{\gamma_{i}}\left(x_{1}, \ldots, x_{n}\right)}{\prod_{j} \beta_{j} f_{j}^{\gamma_{j}}\left(x_{1}, \ldots, x_{n}\right)} \tag{19}
\end{equation*}
$$

the following figure of merit is proposed for the design space to be explored:

$$
\begin{equation*}
\Gamma\left(L, C, f_{s}\right)=\frac{f_{\eta}\left(L, C, f_{s}\right)}{f_{A}^{2}\left(L, C, f_{s}\right) f_{\Delta \nu_{o}}\left(L, C, f_{s}\right)} \tag{20}
\end{equation*}
$$

Note that the area dependence is square-weighted so as to solve the illconditioned solution of $\Delta v_{o} \rightarrow 0$ while $A \rightarrow \infty$, which corresponds to infinite area capacitors yielding zero ripple.

To illustrate the representation of this three-dimensional figure of merit function, Fig. 2 depicts an example of all three functions $\left(\eta, \Delta v_{o}, A\right)$ as three bidimensional cuts, this is, with a family of two-input surfaces parametrically varied by the third parameter.


Figure 2: Design space exploration. From top to bottom: output ripple, efficiency, and occupied area $\left(k_{\text {core }}=0\right.$ case $), f_{s}=\{1 \mathrm{MHz}, 100 \mathrm{MHz}\}$, $L=\{10 \mathrm{nH}, 1 \mu \mathrm{H}\}, C=\{100 \mathrm{pF}, 10 \mathrm{nF}\}$.

Fig. 3 (a) shows the three representative functions (1), (3), (15) for the case in which, apart from their previously presented modeling, two inequalities are included so as to impose design restrictions. The considered restrictions are the maximum allowed ripple $\left(\Delta v_{o}<\Delta v_{o_{-}} \max \right)$, which depends on the load circuit specification, and the maximum allowable current through transistors ( $i_{Q}<i_{\max }$ ), which is included to reflect specifications on stress and reliability issues.

In Fig. 3, two important behaviors are observed. On the one side, compared to Fig. 2, the inclusion of core losses ( $k_{\text {core }}$ ) results in local maxima for the efficiency, as expected regarding both inductor value and switching frequency design input variables. On the other side, the addition of design inequalities superimposed to the functions restricts possible solution design points over the design space, as it is better illustrated in the projections shown in Fig. 3(b).


Figure 3: (a) Design space exploration for $\Delta v_{o-\max }=1 \mathrm{~V}, i_{\max }=1 \mathrm{~A}$; (b) projection over design input variables, $f_{s}=\{1 \mathrm{MHz}, 10 \mathrm{GHz}\}, L=\{100$ $\mathrm{pH}, 10 \mu \mathrm{H}\}, C=\{1 \mathrm{fF}, 10 \mu \mathrm{~F}\}$.

## 3 Design space exploration for a particular microelectronic technology

As a particular target case, the previous generic framework has been studied with particular parameters from a standard $0.35 \mu \mathrm{~m}$ CMOS technology.

Retaining the views and axes definition from Fig. 3 representation, Fig. 4 shows two design space explorations by varying both the maximum allowed ripple $\Delta v_{o_{-}} \max$ and the maximum allowable current through transistors $i_{\max }$. It is interesting to note that, for some cases, local figure of merit singular points are obtained, whether in other cases the restrictions impose figure of merit maxima within the function domain frontier.


Figure 4: Design space exploration (a) and (b) output ripple constraint variation $\Delta v_{o_{-}} \max =[0.01 \mathrm{~V}, 0.1 \mathrm{~V}, 0.01 \mathrm{~V}]$; (c) and (d) maximum inductor current constraint variation $i_{\max }=[0.4 \mathrm{~A}, 4 \mathrm{~A}, 40 \mathrm{~A}], f_{s}=\{1 \mathrm{MHz}, 10$ $\mathrm{GHz}\}, L=\{100 \mathrm{pH}, 10 \mu \mathrm{H}\}, C=\{1 \mathrm{fF}, 10 \mu \mathrm{~F}\}$.

## 4 Simulation results for a high frequency boost DC-DC power converter

Results from Fig. 4 for the $\Delta v_{o_{-} \max }=0.1 \mathrm{~V}$ and $i_{\max }=0.4 \mathrm{~A}$ case provide an optimum figure of merit design parameters yielding the integrable converter of Fig. $5(\mathrm{a})$. For this $f_{s}=100 \mathrm{MHz}$ and $L=30 \mathrm{nH}$ boost converter, Fig. 5(b) shows full transistor-level simulation results of the output voltage, validating the functionality of the design.


Figure 5: (a) Integrated high frequency boost converter prototype; (b) Output voltage and inductor current simulation results for 100 MHz switching frequency.

## 5 Conclusions

This work describes the research on an analytical framework for design space exploration pursuing the full on-chip integration of switching power converters. Particular results for a standard $0.35 \mu \mathrm{~m}$ CMOS technology have revealed the existence of design singular points, which have been validated through simulation results for a high frequency boost converter prototype suited to integration. On-going work includes the refinement of the modeling from technological aspects while maintaining the optimization framework. Future work also includes the analytical derivation of design parameters by means of the geometric programming nonlinear optimization technique [18].

This work has been partially funded by project TEC2004-05608-C02-01 from the Spanish MCYT and EU FEDER funds.

## References

[1] S. Iyengar, T.M. Liakopoulos, and C.H. Ahn, 30th Annual IEEE Power Electronics Specialists Conference PESC'99, vol. 1, p. 72 (1999).
[2] S. Sugahara, M. Edo, T. Sato, and K. Yamasawa, 29th Annual IEEE Power Electronics Specialists Conference PESC'98, vol. 2, p. 1499 (1998).
[3] S. Sakiyama, J. Kajiwara, M. Kinoshita, K. Satomi, K. Ohtani, and A. Matsuzawa, IEEE International Solid-State Circuits Conference, p. 156 (1999).
[4] S. Ajram and G. Salmer, IEEE Trans. on Power Electronics 16, 594 (2001).
[5] G. Hanington, P.F. Chen, P.M. Asbeck, and L.E. Larson, IEEE Trans. on Microwave Theory and Techniques 47, 1471 (1999).
[6] R.W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, (Kluwer Academic Publishers, 2000).
[7] B. Arbetter, R. Erickson, and D. Maksimovic, 26th Annual IEEE Power Electronics Specialists Conference PESC'95, vol.1, p. 103 (1995).
[8] Y. Tsividis, Operation and Modelling of the MOS Transistor (McGrawHill, N.Y., 1987).
[9] G. Villar, E. Alarcón, F. Guinjoan, and A. Poveda, IEEE Int. Symp. on Circuits and Systems ISCAS'05, Kobe, Japan, p. 4453 (2005).
[10] G. Villar, E. Alarcón, F. Guinjoan, and A. Poveda, Proc. IEEE Int. Symp. on Circuits and Systems ISCAS'03, Bangkok, Thailand, vol 3., p. III-451 (2003).
[11] C.H. Ahn and M.G. Allen, IEEE Trans. on Industrial Electronics 45, 866 (1998).
[12] T.M. Liakopoulos and C.H. Ahn, IEEE Trans. on Magnetics 35, 3679 (1999).
[13] C.H. Ahn and M.G. Allen, IEEE Trans. on Power Electronics 11, 239 (1996).
[14] H.J. Ryu, S.D. Kim, J.J. Lee, S.H. Han, H.J. Kim, and C.H. Ahn, IEEE Trans. on Magnetics 34, 1360 (1998).
[15] D.J. Sadler, W. Zhang, C.H. Ahn, H.J. Kim, and S.H. Han, IEEE Trans. on Magnetics 33, 3319 (1997).
[16] S. Seok, C. Nam, W. Choi, and K. Chun, J. Semiconductor Technology and Science 1, 182 (2001).
[17] S.G. Nassif-Khalil, S. Honarkhah, and C.A.T. Salama, IEEE Int. Symp. of Power Semiconductor Devices \& ICs ISPSD'2000, p. 43 (2000).
[18] C. Beightler and D.T. Phillips, Applied Geometric Programming (John Wiley \& Sons, N.Y., 1976).

