# The Role of SiN/GaN cap Interface Charge and GaN Cap Layer to Achieve Enhancement Mode GaN MIS-HEMT Operation

K. Ahmeda<sup>a,\*</sup>, B. Ubochi<sup>b</sup>, M. H. Alqaysi<sup>c</sup>, A. Al-Khalidi<sup>d</sup>, E. Wasige<sup>d</sup>, K. Kalna<sup>e</sup>

<sup>a</sup>Cardiff School of Technologies, Cardiff Metropolitan University, Llandaff Campus, Western Avenue, Cardiff, CF5 2YB, Wales, United Kingdom

<sup>b</sup>Department of Electrical and Electronics Engineering, The Federal University of Technology, Akure, Nigeria

<sup>c</sup>Middle Technical University, Baghdad, Iraq

 $^dSchool \ of \ Engineering, \ University \ of \ Glasgow, \ G12 \ 8LP, \ Scotland, \ United \ Kingdom$ 

<sup>e</sup>Nanoelectronic Devices Computational Group, College of Engineering, Swansea University, Bay Campus, Fabian Way, Swansea, SA1 8EN, Wales, United Kingdom

# Abstract

The thickness increase of gallium nitride (GaN) cap layer from 2 nm to 35 nm to achieve an enhancement mode GaN MIS-HEMT (Metal-Insulator-Semiconductor High-Electron-Mobility Transistor) with a threshold voltage  $(V_{th})$  of +0.5 V is studied using TCAD simulations. The simulations are calibrated to measured I-V characteristics of the 1  $\mu$ m gate length GaN MIS-HEMT with the 2 nm thick GaN cap. A good agreement at low and high drain voltages ( $V_{DS}=1$  V and 5 V) between simulations and measurements is achieved by using a quantum-corrected drift-diffusion transport model. The enhancement mode GaN MIS-HEMT with a GaN cap thickness of 35 nm achieves  $V_{th} = +0.5$  V thanks to positive interface traps occurring between the SiN passivation layer and the GaN cap as reported experimentally. The simulations indicate that a parasitic channel is created at the interface between the SiN layer and the 35 nm GaN cap. Our study also shows an increase in the breakdown voltage from 100 V to 870 V when a thickness of the GaN cap layer increases from 15 nm to 35 nm.

Preprint submitted to Microelectronics Reliability

<sup>\*</sup>Corresponding author. Tel.: 02920416070

Email address: kahmeda@cardiffmet.ac.uk (K. Ahmeda)

*Keywords:* GaN HEMT, enhancement mode, interface traps, parasitic channel, cap layer.

# 1. Introduction

The ongoing research activities on III-Nitrides are driven by the development of advanced types of GaN based devices for decisive optical, sensor, power, and RF applications with an excellent performance and a good energy consumption. One of the most perspective GaN based devices is a High Electron Mobility Transistor (HEMT) [1, 2] for power amplifiers, radar monitoring, and wireless communications. GaN has exclusive material properties such as an energy bandgap of 3.4 eV, a great breakdown electric field of 3.3 MV/cm, a large value of electron mobility in a two-dimensional electron gas (2DEG) of 2000 cm<sup>2</sup>/Vs, a high saturation velocity of  $2.5 \times 10^7$  cm/s, a low relative permittivity of 8.9, and a large thermal conductivity ( $\kappa$ ) of 130 Wm<sup>-1</sup>K<sup>-1</sup> [3, 4]. Furthermore, a 2DEG at the interface of an Al<sub>x</sub>Ga<sub>1-x</sub>N barrier and a GaN substrate might have a sheet density exceeding  $10^{13}$  cm<sup>-2</sup> which occurs without doping of the  $Al_xGa_{1-x}N$  barrier due to a combination of the spontaneous and the piezoelectric polarization. This polarisation creates the 2DEG making an  $Al_xGa_{1-x}N/GaN$  HEMT to operate in the depletion mode (a normally-on device operation) which then requires first to apply a negative bias in switching circuits [5]. Therefore, intensive research is underway to achieve an enhancement mode GaN HEMT (a normally-off device operation) to improve the reliability of the transistor in switching circuits and thus to meet the stringent requirements in power circuit operations, for example, for automotive applications [6]. The enhancement mode of GaN HEMT operation can be achieved by various changes in the device architecture or in the manufacturing process like i) reducing the AlGaN barrier down to 3 nm [7], ii) making a recessed gate [8], iii) using a dual-gate [9], iv) using a p-type doping of the GaN gate [10], v) making an N-polar GaN [11], vi) using the carbon tetrafluoride  $(CF_4)$  plasma treatment technique [12], or vii) introducing an InGaN cap layer of about 5 nm to achieve the polarisation induced electrostatic potential rising the conduction band [13]. However, many of these solutions result in decrease in a drive current and negatively affect device reliability [14]. For example, the introduction of GaN cap layer, in order to protect a surface of GaN HEMT against surface trap generation, will substantially decrease the drain current [15].




Figure 1: Cross-section of the simulated i-GaN capped MIS-HEMT.

In this paper, we investigate the impact of increasing cap layer thickness aiming to achieve the enhancement mode transistor operation. We reported that the increase in a cap layer thickness can lead to drop in the drain current [15]. Modifying the cap layer thickness together with the gated recess etching led to an increase in a contact resistance from 1.0  $\Omega$ .mm to 4.0  $\Omega$ .mm [16] and an increase in a drain current [17]. The reason is that the capped layer changes the spread of electric field increasing the electric field in the AlGaN layer while reducing the electric field in the GaN cap [18]. Thus, the thin GaN cap layer minimizes the surface related current collapse when applying a high electric field stress [19]. However, further increase of the GaN cap layer limits the electron density in the 2DEG channel [20].

# 2. Simulation Method

Figure 1 presents device architecture of the 1  $\mu$ m gate length GaN MIS-HEMT. This device is passivated with a 10 nm SiN, has a 2 nm thick *n*-type uniformly doped GaN cap, a 20 nm Al<sub>0.25</sub>Ga<sub>0.75</sub>N barrier layer thickness, a 1 nm AlN spacer layer to improve channel quantum confinement, and a 3  $\mu$ m GaN substrate. The distance between the drain and the gate is 3  $\mu$ m and the distance between the source and the gate is 2  $\mu$ m. Ohmic contacts made of a composite metal consisting of Ti/Al/Ni/Au 30/180/40/100 nm are deposited directly on the SiN<sub>x</sub> passivation layer [21, 22] followed by the Rapid Thermal Annealing (RTA) at an optimized temperature of 800°C for a duration of 30 s. The 1  $\mu$ m gate length GaN MIS-HEMT has a background *n*-type doping concentration of 1× 10<sup>16</sup> cm<sup>-3</sup>. We assume that iron (Fe) traps at an energy level of  $E_T = E_C - 0.36$  eV and with a density of 5×10<sup>17</sup> cm<sup>-3</sup> are present in the GaN substrate [23].

The  $SiN_x$  passivation layer contains shallow donor-like traps with energy levels in the range of  $E_C - E_T \leq 0.30 \text{ eV}$  [24] (referred to also as the border traps) in SiN-passivated AlGaN/GaN HEMTs. These interface traps can be unoccupied or occupied [25] and thus behave at the interface either as a positive charge when the donor traps are unoccupied or be neutral when the traps are occupied. Unoccupied shallow donor-like traps will induce a positive charge at the interface of the SiN layer and the AlGaN barrier which compensates a large negative polarization present normally at the surface of the AlGaN barrier in a Ga-face AlGaN/GaN heterostructure. The compensation of this large negative polarization at the interface of the AlGaN barrier leads to a 2DEG formation in the channel as opposed to free surface states at the AlGaN barrier in heterostructures with a Schottky gate metal [26]. The experimental evidence for this interface donor-like traps in a SiN layer is based on the fact that comparable 2DEG density values from  $0.8 \times 10^{13}$  $cm^{-2}$  to  $1.2 \times 10^{13} cm^{-2}$  [27] in the SiN passivated AlGaN/GaN HEMTs can be achieved by the Si deposition on the surface of AlGaN. The SiN interface is therefore believed to have a high positive interface charge density of  $2 \times 10^{13} \text{ cm}^{-2}$  [28].

This positive interface charge between a dielectric layer (Al<sub>2</sub>O<sub>3</sub>, SiON, SiN<sub>x</sub>) and an III-nitride material has been widely reported in the literature [29, 30, 31, 32, 33]. Different dielectric layer materials used as a passivation layer induce various positive interface charge densities [32, 33]. For example, the SiON has a higher fixed charge density of  $1.3 \times 10^{13}$  cm<sup>-2</sup> [34] than a pure SiN or SiO<sub>2</sub> density of  $1 \times 10^{11}$  cm<sup>-2</sup> [35] owing to the increase of Si dangling bonds at the interface which act as ionized donors [33]. These ionized donors incompletely neutralize the negative polarization charge at a barrier surface [27]. This positive interface charge between a passivation layer and III-nitride materials also helps to minimise the current collapse [30].

As the GaN cap thickness is only 2 nm and the interface donor traps exist at the interface between the SiN passivation layer and the GaN cap layer, we have used a volume representation model to represent the donor interface traps. The assumed donor trap concentration in the 2 nm GaN




Figure 2: The calibration of  $I_{DS}$ - $V_{GS}$  characteristics obtained from drift-diffusion simulations against experimental data at  $V_{DS}$  from 1 V to 5 V with a step of 1 V

cap is  $4.5 \times 10^{19}$  cm<sup>-3</sup> at an energy level of  $E_T = E_C - 0.5$  eV [36], which is equivalent to a sheet concentration of  $9 \times 10^{12}$  cm<sup>-2</sup> at the interface. Figure 2 shows a calibration of the simulated  $I_{DS}$ - $V_{GS}$  characteristics at  $V_{DS}=1$  V, 2 V, 3 V, 4 V, and 5 V against the actual measured data. These transfer characteristics exhibit a very good agreement between the measurement and the calibration obtained from simulations using Atlas, a commercial tool by Silvaco [37].

In the calibration of the device  $I_{DS}$ - $V_{GS}$  characteristics to experimental data, we employed a drift-diffusion transport model. In these drift-diffusion simulations, we use a combination of the parallel field mobility model and the Albrecht mobility model [38]. The parallel field mobility model is calibrated using a low-field effective electron mobility of 925 cm<sup>2</sup>/V.s which embeds also the impact of source/drain resistance, and an electron saturation velocity of  $1.15 \times 10^7$  cm/s. The Albrecht mobility mode reproduces Monte Carlo simulations of electron transport for a wurtzite GaN [38]. The Albrecht

mobility model reads:

$$\frac{1}{\mu} = a \left(\frac{N_1}{10^{17} cm^{-3}}\right) \ln\left(1 + \beta_{CW}^2\right) \left(\frac{T}{300K}\right)^{-\frac{3}{2}} + b \left(\frac{T}{300K}\right)^{\frac{3}{2}} + \frac{c}{\exp\left(\frac{\Theta}{T} - 1\right)}$$
(1)

where:

$$\Theta = \frac{\hbar\omega_{LO}}{\kappa_B} = 1065 \ K$$
$$\beta_{CW}^2 = 3 \left(\frac{T}{300K}\right)^2 \left(\frac{N_I}{10^{17} cm^{-3}}\right)^{-\frac{2}{3}}$$

The quantities in Eq. (1) are defined as follows:  $N_I = (1 + \kappa_c)N_D$ ,  $a = 2.61 \times 10^{-4}$  V.s.cm<sup>-2</sup>,  $b = 2.90 \times 10^{-4}$  V.s.cm<sup>-2</sup>, and  $c = 1.70 \times 10^{-2}$  V.s.cm<sup>-2</sup>,  $N_D$  is the ionized donor concentration, T is the ambient temperature, and  $\kappa_c = \frac{N_A}{N_D}$  is the compensation ratio. In addition, our simulations employ Shockley-Read-Hall (SRH) model for carrier generation and recombination together with Fermi-Dirac statistics, and quantum corrections using Schrödinger equation solutions across the channel.

# 3. Proposed Enhancement Mode GaN MIS-HEMTs

Enhancement mode MIS-HEMTs are required to avoid the need for a negative voltage supply in power switches or in MMICs which leads to unnecessary power loss and impairs circuit safety requirements [39]. Therefore, in this work, we carried out a research on the effect of the positive interface charge between the SiN passivation layer and the GaN cap on the device performance to achieve an enhancement mode operation by increasing the thickness of the GaN cap layer up to 35 nm. The positive interface charge at the interface between dielectric (Al<sub>2</sub>O<sub>3</sub>, SiON, SiN<sub>x</sub>) and III-nitride materials such as GaN, Al<sub>x</sub>Ga<sub>1-x</sub>N, and AlInN [29, 30, 31, 32, 33] leads to the increase of a 2DEG density and improves the switching performance of GaN MIS-HEMTs. The relationship between V<sub>th</sub> and the positive interface charge is given by [31, 33]:

$$V_{th} = V_{th}(\text{MIS-HEMT}) - V_{th}(\text{HEMT}) = -\frac{Q_f}{C_{\text{dielectric}}}$$
(2)




Figure 3: The architecture of a new proposed enhancement mode GaN MIS-HEMT.

where  $Q_f$  is the positive fixed charge at the interface between the passivation dielectric layer and the III-nitride layer,  $V_{th}$ (MIS-HEMT) stands for the threshold voltage of a metal-insulator-semiconductor high-electron mobility transistor and  $C_{\text{dielectric}}$  is the capacitance of a dielectric layer.

The cross-section of a proposed enhancement mode device is shown in Figure 3. The device architecture is optimized to obtain a normally-off (the enhancement mode operation) transistor by increasing the GaN cap thickness from 2 nm to 15 nm, 20 nm, 25 nm, 30 nm and 35 nm in the 1  $\mu$ m gate length GaN/Al<sub>0.25</sub>Ga<sub>0.75</sub>N/GaN/Al<sub>0.075</sub>Ga<sub>0.925</sub>N/Al<sub>0.1</sub>Ga<sub>0.9</sub>N MIS-HEMT but the SiN passivation layer is reduced to 5 nm [40]. However, a two-dimensional hole gas (2DHG) exists between the GaN cap layer and the AlGaN barrier alongside the 2DEG when the cap layer increases more than 10 nm [41]. As the GaN cap thickness is increased, the AlGaN barrier is kept at the same thickness of 20 nm. The GaN channel thickness is reduced to 20 nm and two layers of AlGaN back-barriers are added with different compositions to increase the quantum confinement of the 2DEG. The GaN channel thickness reduction to 20 nm and the two layers of low aluminium




Figure 4: Simulations of transfer ( $I_{DS}$ - $V_{GS}$ ) characteristics at low and high drain voltages of  $V_{DS}=1$  V (a) and  $V_{DS}=5$  V (b) for the 1  $\mu$ m gate length GaN MIS-HEMT with a varying thickness of the GaN cap layer of 15 nm, 20 nm, 25 nm, 30 nm, and 35 nm assuming a positive interface charge of 5.25  $\times 10^{12}$  cm<sup>2</sup>.

content back-barriers help to achieve the normally-off operation [42, 43]. The GaN channel is assumed to have an unintentional background doping concentration of  $1 \times 10^{16}$  cm<sup>-3</sup>.

An iron (Fe) doped GaN channel will inevitably have Fe induced acceptor energy levels of traps ( $E_T$ ) which can vary from 0.28 eV to 1.0 eV [44, 45, 23] and have been reported to reduce the substrate-related current collapse when compared to a carbon (C) doped GaN channel [46, 47]. In our study, the Fe induced acceptor traps are located in the GaN channel at an energy level of  $E_T=E_C$ -0.36 eV with a concentration of  $7\times10^{17}$  cm<sup>-3</sup> [23] and electron and hole capture cross-sections of  $\sigma_{n,p} = 1\times10^{-15}$  cm<sup>2</sup> [48]. The hole concentration in the AlGaN back-barrier is achieved using a polarization doping by ionized Mn acceptors [49, 50]. A Mn concentration of  $3\times10^{16}$  cm<sup>-3</sup> with an energy level at  $E_T=E_V + 1.4$  eV [51] above the valence band is assumed in the Al<sub>0.075</sub>Ga<sub>0.925</sub>N with a thickness of 20 nm. This layer with a low aluminium concentration is chosen to avoid any mismatch between the GaN substrate and the AlGaN back-barrier layer. Finally, the Al<sub>0.1</sub>Ga<sub>0.9</sub>N double back-barrier layer has a thickness of 3  $\mu$ m and is *p*-type doped with a concentration of  $1.25\times10^{18}$  cm<sup>-3</sup>.

The proposed device structure is simulated at a low drain voltage of  $V_{DS} = 1$  V and a high drain voltage of  $V_{DS} = 5$  V as shown in Figure 4(a) and Figure 4(b), respectively. Shockley-Read-Hall (SRH) generation and




Figure 5: Transfer characteristics  $(I_{DS}-V_{GS})$  of the 1  $\mu$ m gate length GaN MIS-HEMT, showing the sub-threshold region, as a function of gate voltage and the different GaN cap layer thicknesses at a low drain voltage of  $V_{DS}=1$  V (a), and a high drain voltage of  $V_{DS}=5$  V (b).

recombination, Fermi-Dirac statistics, and quantum corrections via solutions of Schrödinger equation are consistently used as before. The positive interface charge with a concentration of  $5.25 \times 10^{12}$  cm<sup>-2</sup> (or  $0.84 \ \mu \text{Ccm}^{-2}$ ) is placed at the interface between the 5 nm SiN passivation layer (dielectric layer) and the GaN cap layer for all cap thicknesses. A capacitance of the SiN dielectric layer can be calculated as  $C_{\text{dielectric}} = \varepsilon_{\text{SiN}}/t$ . Assuming the SiN permittivity ( $\varepsilon_{\text{SiN}}$ ) of 7.0 and t = 5 nm,  $C_{\text{dielectric}} = 1.24 \ \mu \text{Fcm}^{-2}$ . Eq. (2) would thus predict an increase in a threshold voltage shift of -0.68 V relative to the threshold voltage of a Schottky gate HEMT, a desirable improvement that brings the device closer to the enhancement mode operation. The calculated threshold voltage shift for a density of positive interface charge of  $5.25 \times 10^{12}$  cm<sup>-2</sup> is consistent with the results in [33] where shifts in the threshold voltage of -4.0 V and -10.0 V were obtained for GaN transistors having a density of positive interface charge of  $1.54 \times 10^{13}$  cm<sup>-2</sup> and  $2.71 \times 10^{13}$  cm<sup>-2</sup>, respectively.

The positive interface charge, due to Si donors at the interface of the SiN passivation and the GaN cap, was reported experimentally with the value ranging from  $8 \times 10^{12}$  cm<sup>-2</sup> to  $2 \times 10^{13}$  cm<sup>-2</sup> [28]. Our simulations assume that the positive interface charge is  $5.25 \times 10^{12}$  cm<sup>-2</sup>, the value close to that reported in Refs. [28, 33].




Figure 6: Transconductance of the 1  $\mu$ m gate length GaN MIS-HEMT as a function of gate voltage and different GaN cap layer thicknesses at a low drain voltage of V<sub>DS</sub>=1 V (a) and a high drain voltage of V<sub>DS</sub>=5 V (b), respectively.

#### 4. The Impact of GaN Cap

The threshold voltage  $V_{th}$  of the original experimental GaN MIS-HEMT is about -4.5 V as shown in Figure 2. Figures 4(a) and 4(b) show transfer  $(I_{DS}-V_{GS})$  characteristics of the proposed enhancement mode transistors at low and high drain voltages of  $V_{DS}=1$  V and  $V_{DS}=5$  V, respectively. The threshold voltage shifts from -0.5 V, when using the 15 nm GaN cap, up to 0.5 V when using the 35 nm GaN cap layer. We see also an increase in the drain current from 40 mA/mm when using the 15 nm GaN cap to 60 mA/mm when using the 35 nm cap. It was reported that increasing the thickness of GaN cap layer would reduce the electron density in 2DEG channel [41].

To test this approach, we place a positive interface charge between the SiN and the GaN cap layer by varying of the cap thicknesses in simulations. As the result, the drain current increases by 62% and 60% at low and high drain biases which corresponds to the increase from 150 mA/mm at the 15 nm GaN cap up to 240 mA/mm at the 35 nm GaN at  $V_{DS} = 5$  V as shown in Figure 4(b).

Figure 5 shows a sub-threshold leakage current for the 1  $\mu$ m gate GaN MIS-HEMT as a function of gate voltage for a different GaN cap layer thicknesses at a low drain voltage of  $V_{DS} = 1$  V in Figure 5(a) and at a high drain voltage of  $V_{DS} = 5$  V in Figure 5(b). Figure 6 presents transconductance simulations for the 1  $\mu$ m gate length GaN MIS-HEMT for several GaN cap layer thicknesses. Figure 6(a) shows the simulations of transconductance at a low drain voltage of  $V_{DS} = 1$  V giving its highest values at 95 mS/mm for the 35 nm thick GaN cap. Figure 6(b) shows the simulations of transconductance at a high drain voltage of  $V_{DS} = 5$  V giving its highest value at 120 mS/mm for the 35 nm thick GaN cap. The increase in transconductance originates from the creation of a parasitic 2DEG channel at the interface of the SiN layer and the GaN cap because a conduction band offset increases as the thickness of the GaN cap increases. This parasitic 2DEG channel also contributes to the increase in the drain current. A low value of positive interface charge improves the performance of GaN MIS-HEMT [52]. The reduction in the positive interface charge can be achieved by oxygen plasma and post metallization annealing (PMA) treatment which enables to engineer the threshold voltage (V<sub>th</sub>) from -7 V to -4 V [28].

Figures 7 and 8 show the conduction band profiles for different thickness of the GaN cap layers at the equilibrium together with electron and hole concentrations at a surface potential of 1.25 eV. A two-dimensional hole gas (2DHG) is created at the interface between the GaN cap and the AlGaN barrier after the thickness of the GaN cap layer increases above 10 nm [41] and further as shown in Figure 8. The 2DHG remains very close to the surface and effectively works as a potential barrier between the gate and the channel [41]. However, the 2DHG channel that was reported in the literature does not play a role in the proposed enhancement mode device as its concentration is very low. There is a shift up in the conduction band energy profile which is visible at a GaN cap thickness of 35 nm with no 2DEG channel created at the equilibrium. However, the occurrence of a positive interface charge at the interface between the SiN passivation layer and the GaN cap creates there an extra parasitic electron channel.

The shallow donor-like traps responsible for the positive charge at the interface of the SiN/GaN-cap can get occupied by electrons and become neutral. Therefore, we also simulate the 1  $\mu$ m gate length GaN MIS-HEMT assuming that only the deep donor interface traps at an energy level of  $E_T = E_C$ -0.5 eV [36] are present at the interface of the SiN passivation layer and the GaN cap. Figure 9 shows the simulations of transfer (I<sub>DS</sub>-V<sub>GS</sub>) characteristics for the 1  $\mu$ m gate length GaN MIS-HEMT with varying cap layers with a thickness of 15 nm, 20 nm, 25 nm, 30 nm, and 35 nm with the deep donor interface traps at a low drain voltage of V<sub>DS</sub>=1 V. We assume an interface trap density of 9×10<sup>12</sup> cm<sup>-2</sup> because the electron sheet density has to be the same for various GaN cap layer thicknesses. The electron sheet density (N<sub>s</sub>)




Figure 7: (a) Conduction (C.B) and valence (V.B) band profiles of the proposed enhancement mode HEMT at equilibrium ( $V_{DS}=0$  V and  $V_{GS}=0$  V), and (b) electron concentration for increasing thickness of the GaN cap from 15 nm to 35 nm with a step of 5 nm. No 2DEG channel is formed at the GaN cap thickness of 35 nm as indicated by the black circle. The location of a parasitic electron channel (black arrow) and the

quasi Fermi level (blue dash-dot line) is also indicated.




Figure 8: (a) Conduction (full red lines) and valence (full black lines) band profile of the proposed enhancement mode MIS-HEMT at equilibrium ( $V_{DS} = 0$  V and  $V_{GS} = 0$  V), and (b) hole concentration for increasing thickness of the GaN cap from 15 nm to 35 nm with a step of 5 nm. The location of a parasitic electron channel (black arrow) and the quasi Fermi level (blue dash-dot line) is also indicated.

is given by  $N_s = N_i d$ , where  $N_i$  is the donor density in the GaN cap layer and d is the thickness of GaN cap layer.




Figure 9: Simulations of transfer (I<sub>DS</sub>-V<sub>GS</sub>) characteristics at a low drain voltage of  $V_{DS}=1$  V for the 1  $\mu$ m gate length GaN MIS-HEMT with a varying cap layer with a thickness of 15 nm, 20 nm, 25 nm, 30 nm, and 35 nm and a deep donor interface trap concentration of  $9 \times 10^{12}$  cm<sup>-2</sup> located at the interface of the SiN passivation layer and the GaN cap

Increasing the cap thickness will cause a lowering of 2DEG density in the channel and a formation of the higher 2DHG density [41], and leading to a drop in the drain current and a slight shift of the threshold voltage to more positive values as shown in Figure 9. Figure 9 also demonstrates that these donor interface traps have a detrimental impact on the drain current because the maximum drain current (at  $V_{DS}=1$  V) decreases by 50%, 84%, and, finally, practically by 99% and 99.9%, with respect to the drain current in the 15 nm thick GaN cap transistor, when the cap layers thickness increases from 15 nm to 20 nm, 25 nm, 30 nm, and 35 nm, respectively.

# 5. The Effect of Parasitic Channel

The increasing of a thickness from 15 nm to 20 nm, 25 nm, 30 nm, and 35 nm of the GaN cap with the positive interface charge presents between

SiN passivation layer and GaN cap layer creates a parasitic channel. The formation of the parasitic channel at the interface between these two layers is due to increase of the potential applied on the drain [53]. Experimental work confirms the presence of a parasitic channel induced by the on-state stress, originating from applied external fields, which occurs after ageing the device for many hours [54]. The location of the parasitic channel is assumed to be between the gate and the source but not under the gate. However, our simulations reveal that the location of the parasitic channel is between the dielectric layer and the GaN cap layer. The existence of the parasitic channel explains the drain current increment as the GaN cap layer is increased as shown in Figures 4 and 5. This can be contributed to electrons moving from the interface between the SiN passivation layer and the GaN cap into the 2DEG channel. Our simulations show that electron concentration in the 2DEG channel is reduced while the GaN cap thickness is increased. This leads to the increase of electron concentration in the parasitic channel. This increase of electron concentration has a crucial impact on the increase in the drain current and the transconductance.

#### 6. Breakdown Voltage

One of the most important figures of merit in power devices is the breakdown voltage (BV) required for a reliable performance at high temperatures and in high power applications [55]. Several research studies in the literature have been reported to improve and optimize the breakdown voltage (BV) such as a floating gate [56], an increase in the thickness of the epitaxial-layer [57], a source extended field plate, several field plates [58], and Schottky contact in the drain [59].

A simulation of the device breakdown voltage requires to establish impact ionization coefficients needed for an impact ionisation model. Impact ionization coefficients for electrons  $(\alpha_n)$  and holes  $(\alpha_p)$ , we have used, are given by [60, 61, 62]:

$$\alpha_n(E) = A_n \exp\left(-\frac{B_n}{E}\right) \tag{3}$$

$$\alpha_p(E) = A_p \exp\left(-\frac{B_p}{E}\right) \tag{4}$$

where E (V/cm) is the electric field. The constants used in the GaN breakdown voltage model are:  $A_n = 2.81 \times 10^8 \text{ cm}^{-1}$ ,  $B_n = 3.43 \times 10^7 \text{ Vcm}^{-1}$ ,




Figure 10: (a) Simulations of a breakdown voltage for the 1  $\mu$ m gate length GaN MIS-HEMT with the 15 nm, 20 nm and 25 nm, and (b) with the 30 nm and 35 nm GaN cap layer thicknesses assuming a positive interface charge of  $5.25 \times 10^{12}$  e/cm<sup>-2</sup>.

 $A_p = 5.41 \times 10^6$  cm<sup>-1</sup>, and  $B_p = 1.96 \times 10^7$  Vcm<sup>-1</sup> [63]. The breakdown voltage of the original 1  $\mu$ m gate length GaN/AlGaN HEMT is 100 V (Figure 4 in Ref. [64]). The breakdown characteristics are simulated at the device pinch-off as shown in Figure 10. Our simulations show an improvement in the breakdown voltage from 100 V to 870 V. The breakdown voltage is 650 V for the 15 nm GaN cap layer, 670 V for the 20 nm GaN cap layer, 690 V for the 25 GaN cap layer as shown in Figure 10(a). Figure 10(b) shows the breakdown voltages of 670 V and 870 V for the 30 nm and 35 nm cap layer thicknesses, respectively.

# 7. Conclusions

Our study based on a meticulous calibration between measurements and simulation results of the 1  $\mu$ m gate length GaN MIS-HEMT examines the effect of the increase in the GaN cap layer thickness accounting for a positive interface charge between the GaN cap layer and the SiN passivation layer. We have proposed a new enhancement mode device by using the thickness increase in the GaN cap layer and by adding two AlGaN back-layers with different compositions. The first back-layer of  $Al_{0.075}Ga_{0.925}N$  has a very low aluminium concentration to lattice match closely the GaN substrate. The second back-layer has still a low aluminium concentration in ternary alloy of  $Al_{0.1}Ga_{0.9}$  to increase the electron confinement in the channel. The threshold voltage of the new enhancement mode GaN HEMT with a 35 nm GaN cap layer is about 0.5 V delivering a maximum drive current of 245 mA/mm. The existence of a parasitic channel is observed in the proposed device between the SiN passivation layer and the GaN cap layer with a minor impact on a transconductance of 118 mS/mm for the 1  $\mu$ m gate length GaN MIS-HEMT with a 35 nm thick GaN cap. The interface donor traps located at the surface of the GaN cap layer result in a negligible drain current for the GaN cap thicknesses larger than 25 nm as shown in Figure 9.

Finally, our study shows an increase in the breakdown voltage from 100 V to 870 V. The breakdown voltage is 650 V for the 15 nm thick GaN cap layer, 670 V for the 20 nm thick GaN cap layer, 690 V for the 25 nm thick GaN cap layer. For the 30 nm and 35 nm GaN cap layer thicknesses, the breakdown voltages are 670 V and 870 V, respectively. Therefore, the enhancement mode AlGaN/AlN/GaN/AlGaN MIS-HEMT with the 35 nm GaN cap delivers the best performance in terms of on-current, maximum transconductance, and breakdown voltage.

# References

- U. K. Mishra, L. Shen, T. Kazior, and Y. F. Wu, GaN-Based RF Power Devices and Amplifers, Proc. IEEE 96 (2) (2008) 287-305.
- [2] O. I. Saadat, J. W. Chung, E. L. Piner, and T. Palacios, Gate-First Al-GaN/GaN HEMT Technology for High-Frequency Applications, IEEE Electron Device Lett. 30 (12) (2009) 1254-1256.
- [3] M. U. Ishida, Y. Ueda, T. Tanaka, and T. Ueda, GaN Power Switching Devices, The 2010 Int. Power Electronics Conf.-ECCE ASIA (Sapporo, Japan, 2010) pp. 1014-1017.
- [4] R. J. Trew, High-Frequency Solid-State Electronic Devices, IEEE Trans. Electron Devices 52 (5) (2005) 638-649.
- [5] A. Lidow, J. Strydom, M. de Rooij, and D. Reusch, GaN Transistors for Efficient Power Conversion, John Wiley & Sons, Chichester, UK (2015).

- [6] M. Su, Ch. Chen, and S. Rajan, Prospects For The Application Of GaN Power Devices In Hybrid Electric Vehicle Drive Systems, Semicond. Sci. Technol. 28 (7) (2013) 074012.
- [7] R. Brown, D. Macfarlane, A. Al-Khalidi, X. Li, G. Ternent, H. Zhou, I. Thayne, and E. Wasige, A Sub-Critical Barrier Thickness Normally-Off AlGaN/GaN MOS-HEMT, IEEE Electron Device Lett. 35 (9) (2014) 906-908.
- [8] J. Kashiwagi, T. Fujiwara, M. Akutsu, N. Ito, K. Chikamatsu, and K. Nakahara, Recessed-Gate Enhancement-Mode GaN MOSFETs With a Double-Insulator Gate Providing 10-MHz Switching Operation, IEEE Electron Device Lett. 34 (9) (2013) 1109-1111.
- [9] B. Lu, O. I. Saadat, and T. Palacios, High-Performance Integrated Dual-Gate AlGaN/GaN Enhancement-Mode Transistor, IEEE Electron Device Lett. 31 (9) (2010) 990-992.
- [10] O. Hilt, A. Knauer, F. Brunner, E. Bahat-Treidel, and H.-J. Würfl, Normally-Off AlGaN/GaN HFET with *p*-Type GaN Gate and AlGaN Buffer, 22nd Int. Symp. Power Semiconductor Devices & IC's (ISPSD) (Hiroshima, Japan, 2010) pp. 347-350.
- [11] U. Singisetti, M. H. Wong, S. Dasgupta, Nidhi, B. Swenson, B. J. Thibeault, J. S. Speck, and U. K. Mishra, Enhancement-Mode N-Polar GaN MISFETs With Self-Aligned Source/Drain Regrowth, IEEE Electron Device Lett. 32 (2) (2011) 137-139.
- [12] R. N. Wang, Y. Cai, C. W. Tang, K. M. Lau, and K. J. Chen, Enhancement-Mode Si<sub>3</sub>N<sub>4</sub>/AlGaN/GaN MISHFETs, IEEE Electron Device Lett. 27 (10) (2006) 793-795.
- [13] T. Mizutani, M. Ito, S. Kishimoto, and F. Nakamura, AlGaN/GaN HEMTs With Thin InGaN Cap Layer for Normally Off Operation, IEEE Electron Device Lett. 28 (7) (2007) 549-551.
- [14] C. De Santi, M. Meneghini, G. Meneghesso, and E. Zanoni, Review of Dynamic Effects and Reliability of Depletion and Enhancement GaN HEMTs for Power Switching Applications, IET Power Electronic 11 (4) (2018) 668-674.

- [15] K. Ahmeda, S. Faramehr, A. Al-Khalidi, E. Wasige, P. Igić, and K. Kalna, Impact of GaN Cap Thickness in 1 μm Gate Length GaN/AlGaN/AlN/GaN HEMT, UK Semiconductors 2015 (Sheffield, UK, 1-2 July 2015) 190.
- [16] W. K. Wang, P. C. Lin, C. H. Lin, Ch. K. Lin, Y. J. Chan, G. T. Chen, and J. I. Chyi, Performance Enhancement by Using the n<sup>+</sup>-GaN Cap Layer and Gate Recess Technology on the AlGaN/GaN HEMT Fabrication, IEEE Electron Device Lett. 26 (1) (2005) 5-7.
- [17] Z. Xu, J. Wang, J. Liu, Ch. Jin, Y. Cai, Z. Yang, M. Wang, M. Yu, B. Xie, W. Wu, X. Ma, J. Zhang, and Y. Hao, Demonstration of Normally-Off Recess-Gated AlGaN/GaN MOSFET Using GaN Cap Layer as Recess Mask, IEEE Electron Device Lett. 35 (12) (2014) 1197-1199.
- [18] M. Gladysiewicz, L. Janicki, J. Misiewicz, M. Sobanska, K. Klosek, Z. Zytkiewicz, and R. Kudrawiec, Engineering of Electric Field Distributionin GaN(cap)/AlGaN/GaN Heterostructures: Theoretical and Experimental Studies, J. Phys. D: Appl. Phys. 49 (34) (2016) 345106.
- [19] G. Meneghesso, F. Rampazzo, P. Kordoš, G. Verzellesi, and E. Zanoni, Current Collapse and High-Electric-Field Reliability of Unpassivated GaN/AlGaN/GaN HEMTs, IEEE Trans. Electron Devices 53 (12) (2006) 2932-2941.
- [20] G. Liu, J. Wu, Y. Lu, B. Zhag, C. Li, L. Sang, Y. Song, K. Shi, X. Liu, S. Yang, Q. Zhu, and Z. Wang, A Theoretical Calculation of the Impact of GaN Cap and Al<sub>x</sub>Ga<sub>1-x</sub>N Barrier Thickness Fluctuations on Two-Dimensional Electron Gas in a GaN/Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN Heterostructure, IEEE Trans. Electron Devices 58 (12) (2011) 4272-4275.
- [21] B. Daele, G. Tendeloo, J. Derluyn, P. Shrivastava, A. Lorenz, M. Leys, and M. Germain, Mechanism for Ohmic Contact Formation on Si<sub>3</sub>N<sub>4</sub> Passivated AlGaN/GaN High-Electron-Mobility Transistors, Appl. Phys. Lett. 89 (20) (2006) 201908.
- [22] A. Al-Khalidi, A. Khalid, and E. Wasige, AlN/GaN HEMT Technology with In-Situ SiN<sub>x</sub> Passivation, 11th Conf. Ph.D. Research in Microelectronics and Electronics (PRIME) (Glasgow, UK, 2015) pp. 251-253.

- [23] Ch. Tang and J. Shi, Influence of Acceptor-Like Traps in The Buffer On Current Collapse and Leakage of E-mode AlGaN/GaN MISHFETs, Semicond. Sci. Technol. 28 (11) (2013) 115011.
- [24] S. Yang, Z. Tang, M. Hua, Z. Zhang, J. Wei, Y. Lu, and K. J. Chen, Investigation of SiN<sub>x</sub> and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges, IEEE J. Electron Device Soc. 8 (2020) 358-364.
- [25] M. Dammann, W. Pletschen, P. Waltereit, W. Bronner, R. Quay, S. Muller, M. Mikulla, O. Ambacher, P. J. van derWel, S. Murad, T. Rödle, R. Behtash, F. Bourgeois, K. Riepe, M. Fagerlind, and E. Ö. Sveinbjörnsson, Reliability and Degradation Mechanism of AlGaN/GaN HEMTs for Next Generation Mobile Communication Systems, Microelectron. Reliab. 49 (5) (2009) 474-477.
- [26] B. Bakeroot, S. You, T.-L. Wu, J. Hu, M. Van Hove, B. De Jaeger, K. Geens, S. Stoffels, and S. Decoutere, On the Origin of the Twodimensional Electron Gas at AlGaN/GaN Heterojunctions and its Influence on Recessed-gate Metal-Insulator-Semiconductor High Electron Mobility Transistors, J. Appl. Phys. 116 (2014) 134506.
- [27] N. Onojima, N. Hirose, T. Mimura, and T. Matsui, Effects of Si Deposition on AlGaN Barrier Surfaces in GaN Heterostructure Field-Effect Transistors, Appl. Phys. Express 1 (7) (2008) 071107-1.
- [28] T. Hung, P. Park, S. Krishnamoorthy, D. Nath, and S. Rajan, Interface Charge Engineering for Enhancement-Mode GaN MISHEMTs, IEEE Electron Device Lett. 35 (3) (2014) 312-314.
- [29] M. Esposto, S. Krishnamoorthy, D. N. Nath, S. Bajaj, T. H. Hung, S. Rajan, Electrical Properties of Atomic Layer Deposited Aluminum Oxide on Gallium Nitride, Appl. Phys. Lett. 99 (13), (2011) 133503.
- [30] Y. Lin, K. Wong, G. P. Lansbergen, J. L. Yu, C. J. Yu, C. W. Hsiung, H. C. Chiu, S. D. Liu, P. C. Chen, F. W. Yao, R. Y. Su, C. Y. Chou, C. Y. Tsai, F. J. Yang, C. L. Tsai, C. S. Tsai, X. Chen, H. C. Tuan, and A. Kalnitsky, Improved Trap-Related Characteristics on SiN<sub>x</sub>/AlGaN/GaN MISHEMTs With Surface Treatment, 26th Int. Symp. Power Semiconductor Devices & IC's (ISPSD) (Waikoloa, Hawai, 2014) pp. 293-296.

- [31] G. Dutta, S. Turuvekere, N. Karumuri, N. DasGupta, and A. Das-Gupta, Positive Shift in Threshold Voltage for Reactive-Ion-Sputtered Al<sub>2</sub>O<sub>3</sub>/AlInN/GaN MIS-HEMT, IEEE Electron Device Lett. 35 (11) (2014) 1085-1087.
- [32] Z. Liu, S. Huang, Q. Bao, X. Wang, K. Wei, H. Jiang, H. Cui, J. Li, C. Zhao, X. Zhang, Q. Zhou, W. Chen, and B. Jia, Investigation of the Interface Between LPCVD-SiN<sub>x</sub> Gate Dielectric and III-Nitride for AlGaN/GaN MIS-HEMTs, J. Vac. Sci. Technol. B 34 (4) (2016) 041202.
- [33] S. Liu, C. Huang, C. Chang, Y. Lin, B. Chen, S. Tsai, B. Majlis, C. Dee, and E. Chang, Effective Passivation with High-Density Positive Fixed Charges for GaN MIS-HEMT, IEEE J. Electron Device Soc. 5 (3) (2017) 170-174.
- [34] J. Seiffe, L. Gautero, M. Hofmann, J. Rentsch, R. Preu, S. Weber, and R. A. Eichel, Surface Passivation of Crystalline Silicon by Plasma-Enhanced Chemical Vapor Deposition Double Layers of Silicon-Rich Silicon Oxynitride and Silicon Nitride, J. Appl. Phys. 109 (2011) 034105.
- [35] A. G. Aberle, Overview on SiN Surface Passivation Of Crystalline Silicon Solar Cells, Sol. Energy Mater Sol. Cells, 65 (2001) 239-248.
- [36] Y. J. Lin, Q. Ker, C. Y. Ho, H. C. Chang, and F. T. Chien, Nitrogen-Vacancy-Related Defects and Fermi Level Pinning in n-GaN Schottky Diodes, J. Appl. Phys. 94 (3) (2003) 1819–1822.
- [37] Atlas User's Manual, Device Simulation Software, Silvaco Int., Santa Clara, CA, USA, 2016.
- [38] J. Albrecht, R. Wang, P. Ruden, M. Farahmand, and K. Brennan, Electron Transport Characteristics of GaN for High Temperature Device Modeling, J. Appl. Phys. 83 (9) (1998) 4777-4781.
- [39] K. Shinohara, GaN-HEMT Scaling Technologies for High-Frequency Radio Frequency and Mixed Signal Applications, in Gallium Nitride (GaN): Physics, Devices, and Technology, ed. F. Medjdoub and K. Iniewski (CRC Press, Boca Raton, USA, 2016) p 121.
- [40] G. Greco, P. Fiorenza, F. Iucolano, A. Severino, F. Giannazzo, and F. Roccaforte, Conduction Mechanisms at Interface of AlN/SiN Dielectric

Stackswith AlGaN/GaN Heterostructures for Normally-off High Electron Mobility Transistors: Correlating Device Behavior with Nanoscale Interfaces Properties, ACS Appl. Mater. Inter. 9 (40) (2017) 35383-35390.

- [41] N. Al Mustafa, R. Granzner, V. M. Polyakov, J. Racko, M. Mikolašek, J. Breza, and F. Schwierz, The Coexistence of Two-Dimensional Electron and Hole Gases in GaN-Based Heterostructures, J. App. Phys. 111 (4) (2012) 044512.
- [42] K. Ota, K. Endo, Y. Okamoto, Y. Ando, H. Miyamoto, and H. Shimawaki, A Normally-off GaN FET with High Threshold Voltage Uniformity Using A Novel Piezo Neutralization Technique, IEEE IEDM Tech. Dig. (2009) 7-9.
- [43] K. Ahmeda, B. Ubochi, B. Benbakhti, S. J. Duffy, A. Soltani, W. Zhang, and K. Kalna, Role of Self-Heating and Polarization in AlGaN/GaN Based Heterostructures, IEEE Access 5 (2017) 20946-20952.
- [44] R. Heitz, P. Maxim, L. Eckey, P. Thurian, A. Hoffmann, and I. Broser, Excited States of Fe<sup>3+</sup> in GaN, Phys. Rev. B. 55 (7) (1997) 4382-4387.
- [45] A. Polyakov, N. Smirnov, A. Govorkov, A. Shlensky, K. McGuire, E. Harley, L. McNeil, R. Khanna, S. Pearton, and J. Zavada, Properties and Annealing Stability of Fe Doped Semi-Insulating GaN Structures, Phys. Status Solidi. 2 (7) (2005) 2476-2479.
- [46] M. J. Uren and M Kuball, GaN Transistor Reliability and Instabilities, 10th Int. Conf. Adv. Semiconductor Devices Microsyst. (ASDAM) (Smolenice, Slovakia, 2014) 1–8.
- [47] B. Ubochi, K. Ahmeda and K. Kalna, Buffer Trap Related Knee Walk-Out and the Effects of Self-Heating in AlGaN/GaN HEMTs, ECS J. Solid State Sci. Technol. 6 (11) (2017) S3005-S3009.
- [48] M. Faqir, G. Verzellesi, G. Meneghesso, E. Zanoni, S. Member, and F. Fantini, Investigation of High-Electric-Field Degradation Effects in AlGaN/GaN HEMTs, IEEE Trans. Electron Devices 55 (7) (2008) 1592-1602.

- [49] J. Simon, V. Protasenko, C. Lian, H. Xing, and D. Jena, Polarization-Induced Hole Doping in Wide-Band-Gap Uniaxial Semiconductor Heterostructures, Science 327 (2010) 60-64.
- [50] L. Gao, F. Xie, and G. Yang, Numerical Study Of Polarization-Doped Algan Ultraviolet Light-Emitting Diodes, Superlatt. Microstruct. 71 (2014) 1-6.
- [51] M. L. Lee, F. W. Huang, P. C. Chen, and J. K. Sheu, GaN Intermediate Band Solar Cells with Mn-Doped Absorption Layer, Sci. Rep. 8 (1) (2018) 1-8.
- [52] T. Hung, M. Esposto, and S. Rajan, Interfacial Charge Effects on Electron Transport in III-Nitride Metal Insulator Semiconductor Transistors, App. Phys. Lett. 99 (16) (2011) 162104.
- [53] P. S. Park and S. Rajan, Simulation of Short-Channel Effects in N- and Ga-Polar AlGaN/GaN HEMTs, IEEE Trans. Electron Devices 58 (3) (2011) 704-708.
- [54] S. Petitdidier, Y. Guhel, J. L. Trolet, P. Mary, C. Gaquiere, and B. Boudart, Parasitic Channel Induced by an On-State Stress in AlInN/GaN HEMTs, Appl. Phys. Lett. 110 (16) (2017) 163501.
- [55] B. J. Baliga, Trends in Power Semiconductor Devices, IEEE Trans. Electron Devices 43 (10) (1996) 1717-1731.
- [56] J. Lim, Y.-H. Choi, Y.-S. Kim, and M.-K. Han, New AlGaN/GaN HEMTs Employing Both a Floating Gate and a Field Plate, Phys. Scr. T141 (2010).
- [57] S. Arulkumaran, T. Egawa E. Matsui, and H. Ishikawa, Enhancement of Breakdown Voltage by AlN buffer Layer Thickness in AlGaN/GaN High-Electron-Mobility Transistors on 4in. Diameter silicon, Appl. Phys. Lett. 86 (12) (2005) 123503.
- [58] S. Karmalkar and U. K. Mishra, Enhancement of Breakdown Voltage in Algan/Gan High Electron Mobility Transistors Using a Field Plate, IEEE Trans. Electron Devices 48 (8) (2001) 1515-1521.

- [59] B. Lu, E. L. Piner, and T. Palacios, Schottky-Drain Technology for AlGaN/GaN High-Electron Mobility Transistors, IEEE Electron Device Lett. 31 (4) (2010) 302-304.
- [60] S. Selberherr, Process and Device Modeling for VISI, Microelectro Reliab. 24 (2) (1984) 255–257.
- [61] A. Chynoweth, Ionization Rates for Electrons and Holes in Silicon, Phys. Rev. 109 (5) (1958) 1537–1540.
- [62] M. Alqaysi, A. Martinez, K. Ahmeda, B, Ubochi and K. Kalna, Impact of Interface Traps/Defects and Self-Heating on the Degradation of Performance of a 4H-SiC VDMOSFET, IET Power Electron. 12 (11) (2019) 2731-2740.
- [63] I. H. Oguzman, E. Bellotti, K. F. Brennan, J. Kolnik, R. Wang, and P. P. Ruden, Theory of Hole Initiated Impact Ionization in Bulk Zincblende and Wurtzite GaN, J. Appl. Phys. 81 (12) (1997) 7827-7834.
- [64] S. Faramehr, K. Kalna, and P. Igić, Design and Simulation of a Novel 1400 V–4000 V Enhancement Mode Buried Gate GaN HEMT for Power Applications, Semicond. Sci. Technol. 29 (11) (2014) 115020.