International Journal of Electrical and Computer Engineering (IJECE) Vol. 8, No. 5, October 2018, pp. 3417~3426 ISSN: 2088-8708, DOI: 10.11591/ijece.v8i5.pp3417-3426 \Box 3417

Simplified Space Vector Pulse Width Modulation based on Switching Schemes with Reduced Switching Frequency and Harmonics for Five Level Cascaded H-bridge Inverter

B. Sirisha, P. Satishkumar

Department of EEE, University College of Engineering, Osmania University, India

Article history:

Received Dec 23, 2017 Revised Mar 20, 2018 Accepted Mar 28, 2018

Keyword:

Cascaded H-bridgeinverter Multilevel inverter SVPWM Switching sequence THD

Article Info ABSTRACT

This paper presents a simplified control strategy of spacevector pulse width modulation technique with a three segment switching sequence and seven segment switching sequence for high power applications of multilevel inverters. In the proposed method, the inverter switching sequences are optimized for minimization of device switching frequency and improvement of harmonic spectrum by using the three most desired switching states and one suitable redundant state for each space vector. The proposed threesegment sequence is compared with conventional seven-segment sequence for five level Cascaded H-Bridge inverter with various values of switching frequencies including very low frequency. The output spectrum of the proposed sequence design shows the reduction of device switching frequency, current and line voltage THD, thereby minimizing the filter size requirement of the inverter, employed in industrial applications, where sinusoidal output voltage is required.

> *Copyright © 2018 Institute of Advanced Engineering and Science. All rights reserved.*

Corresponding Author:

B. Sirisha, Department of Electrical Engineering, Osmania University, Hyderabad, India. Email: sirishab2007@yahoo.com

1. INTRODUCTION

With ever increasing demand, of electrical energy and depleting fossil fuel reserves, the efficiency utilization of existing resources have become compelling requirement. High efficiency power electronic converter topologies with optimized control strategies are required to minimize the energy waste and improve the power quality. The design of controlled medium voltage drives is faced with challenges that relate to the topologies and control of the and motor side converters. The voltage and currents wave forms are effected by factors like topology used the control algorithm the filter size, choice of switching frequency and the application .The switching on of medium voltage semi conductor devices also make up the major part of device losses, their reduction allows the maximum output power while the other side the reduction of switching frequency causes the increased harmonic distortion of motor side waveforms. Thus the area need careful consideration for efficient drive system[1]. Multi level converter after many advantages like good power quality, low switching losses, high voltage capability, low dv/dt stress [2].

The three bench mark topologies for high power medium voltage applications are neutral point clamped, series cascaded H-bridge, flying capacitor converter cascaded H bridge VSC has been applied for high power and power quality industrial requirement due to it series expansion capabilities in industrial main applications include, active filter, reactive power compensation, electric vehicles photo voltaic power conversion, ups etc. this topology can be operated at different switching frequencies for different application [3]. The H-bridge is supplied by isolated d.c. sources, composed of multiphase diode rectifiers. Among the various switching algorithms. Proposed in the literature for multi level converters, SVM is the most promising one, which offers greatest flexibility in optimizing the switching pattern design and also well suited for digital implementation [4]. SVM with 7-segment sequence is generally used for 2-level and 3-level inverter topologies. For higher level inverter because of difficulty due to overwhelming complexity of switching sequence design and heavy relative compilation load. The compilation load have been successfully reduced by simplifying the required calculation of reference vector location duty cycle calculation.These are number of publications in the literature covering various aspects such as neutral point stabilization over modulation common mode voltage reduction SVM [5]-[13]. The main focus of this paper is on the implementation of switching sequence design. This paper presents simplified and generalized SVM algorithm with 3-segment and 7-segment switching sequence inducing over modulation operation to improve the output voltage spectrum by minimizing the device switching frequency. The performance of the proposed sequence design is analyzed through extensive simulations for five level Cascaded H-bridge inverter.

2. SPACE VECTOR MODULATION METHOD

For a typical three, five, and seven-level cascaded H-bridge inverter, with a separate dc power supply is used for each H- Bridge. Its corresponding space voltage vector diagram is illustrated in Figure 1. For the 5-level inverter, there are 96 small triangles and the vertex of each triangle represents a space vector. The hexagonal vectors can be divided into six major triangular sectors (I to VI). Only the first sector of the coordinate is used because the vectors located in the other sectors can be transformed to first sector by clockwise rotating by an angle of $k * pi/3$, $k = (1,2,3,4,5)$ for sector 2 to 6). As all the sectors are identical, only details of sector 1 is given in Figure 2.

For N-level inverter there are N3 switching states that lie over $6(N-1)^2$ triangles. Figure 2 gives the representation of all the space vectors of the inverter in 60° co-ordinate system, the location of the reference vector is identified according to the condition given in Table1 and all the coordinates are obtained and dwell times are calculated based on volt-second balance principle. After identifying all the switching states, out of many redundant states desired and suitable redundant states are utilized for the sequence, in the implementation of the proposed switching sequence the most desired switching state along with suitable redundant state are utilized based on the nature of the co-ordinates (g,h) of the reference vector the triangles are classified as Type-I, Type-II and Type-III.

Figure 1. Voltage vectors of 3,5 and 7 - level voltage source inverters

Figure 2. Voltage vectors in 60° co-ordinate system of five level inverter

Table 1. Determination of triangle of Reference Vector			
$\overline{(V_{\rho}+V_{h})} > (g+h+1)$	$(V_{p} + V_{h}) \leq (g + h + 1)$		
Reference Vector lies in triangle BDA	Reference Vector lies in triangle CBD		
$g_1 = g + 1$; $h_1 = h + 1$	$g_1 = g$; $h_1 = h$		
$g_2 = g + 1$; $h_2 = h$	$g_2 = g + 1$; $h_2 = h$		
$g_3 = g$; $h_3 = h+1$	$g_3 = g$; $h_3 = h + 1$		

$$
g_1 T_1 + g_2 T_2 + g_3 T_3 = T_{ref} V_g
$$

(1)

$$
h_1 T_1 + h_2 T_2 + h_3 T_3 = T_{ref} V_h
$$
\n(2)

$$
T_1 + T_2 + T_3 = T_{ref} \tag{3}
$$

All the triangles of the space vector diagram are classified as Type-I, II, and III based on the integer coordinates of the reference vector in 60° axis and are given as:

Type-I: where both (g, h) are odd or even the three most desired states for the three vertices of (g1,h1) (g2,h2) (g3,h3) are $\left(\left[SRi, SYi, SBi \right]_{i=1,2,3} \right)$ and one redundant state $S_{jr} = \left[S_{Rr}, S_{Yr}, S_{Br} \right]_{r=2}$ that exists for space vector (g2,h2).

Type-II: for the location of reference vector Vr is g1 is even and h1 is odd, the three most desired states are $\left(\left[\text{SRi, SYi, SBi} \right]_{i=1,2,3} \right)$ and the redundant state $S_{jr} = \left[S_{\text{Rr}}, S_{\text{Yr}}, S_{\text{Br}} \right]_{r=1}$ for the space vector (g1,h1).

Type-III: if g1 is odd and h1 is even the most desired state $($ [SRi, SYi, SBi]_{i=1,2,3}) and the redundant state $S_{jr} = [S_{\text{Rr}}, S_{\text{Yr}}, S_{\text{Br}}]_{r=1}$ for the space vector (g1,h1).

3. SWITCHING SEQUENCE DESIGN

The unique switching stator in each triangle are determined using three most desired switching states $\left(\left[S_{ji} \right]_{i=1,2,3} \right)$ and one switching redundant state $\left(S_{jr} = \left[S_{\text{RF}}^{\dagger}, S_{\text{Yr}}^{\dagger}, S_{\text{Br}}^{\dagger} \right]_{r=1,2,3} \right)$ are utilized for implement 7 segment and 3-segment switching sequence.

In conventional SVM Seven-segment switching sequence is implemented for two level or 3-level SVM but for real time because of increased computational burden because of large number of switching states of multilevel inverter implementation for higher level becomes overwhelming. In the proposed SVPWM method the optimum switching states are selected for the sequence such that there will be only one voltage level charges per commutation. The Generalised seven segment switching sequence for different types of triangles is:

Type-I: The sequence for Type-I triangles are

$$
\left[S_{j2}\left(\frac{T_2}{4}\right) \to \left[S_{j1}\left(\frac{T_1}{2}\right) \to \left[S_{j3}\left(\frac{T_3}{2}\right) \to \left[S_{j2}\left(\frac{T_2}{2}\right) \to \left[S_{j3}\left(\frac{T_3}{2}\right) \to \left[S_{j1}\left(\frac{T_1}{2}\right) \to \left[S_{j2}\left(\frac{T_2}{4}\right) \right]\right]\right]\right]
$$

Type-II: The sequence for Type-II triangles are

$$
\left[S_{j1}\left(\frac{T_1}{4}\right) \to \left[S_{j2}\left(\frac{T_2}{2}\right) \to \left[S_{j3}\left(\frac{T_3}{2}\right) \to \left[S_{j1}\left(\frac{T_1}{2}\right) \to \left[S_{j3}\left(\frac{T_3}{2}\right) \to \left[S_{j2}\left(\frac{T_2}{2}\right) \to \left[S_{j1}\left(\frac{T_1}{4}\right) \right] \right] \right] \right]
$$
(5)

Type-III: The sequence for Type-III triangles are

$$
\left[S_{j1}\left(\frac{T_1}{4}\right) \to \left[S_{j3}\left(\frac{T_3}{2}\right) \to \left[S_{j2}\left(\frac{T_2}{2}\right) \to \left[S_{j1}\left(\frac{T_1}{2}\right) \to \left[S_{j2}\left(\frac{T_2}{2}\right) \to \left[S_{j3}\left(\frac{T_3}{2}\right) \to \left[S_{j1}\left(\frac{T_1}{4}\right) \right] \right] \right] \right]
$$
(6)

Generalized three or five segment switching sequence consisting of three most desired states [Sji]i=1,2,3 of three types of triangle is expressed as

Type-1: The sequence for Type-I triangles are

$$
\left[S_{j2}\left(\frac{T_2}{2}\right) \to \left[S_{j1}\left(\frac{T_1}{2}\right) \to \left[S_{j3}\left(T_3\right) \to \left[S_{j1}\left(\frac{T_1}{2}\right) \to \left[S_{j2}\left(\frac{T_2}{2}\right)\right]\right]\right]\right)
$$
\n(7)

Type-II: The sequence for Type-II triangles are

$$
\left[s_{j1}\left(\frac{T_1}{2}\right) \to \left[s_{j2}\left(\frac{T_2}{2}\right) \to \left[s_{j3}\left(T_3\right) \to \left[s_{j2}\left(\frac{T_2}{2}\right) \to \left[s_{j1}\left(\frac{T_1}{2}\right)\right]\right]\right]
$$
\n(8)

Type-III: The sequence for Type-III triangles are

$$
\left[S_{j1}\left(\frac{T_1}{2}\right) \to \left[S_{j3}\left(\frac{T_3}{2}\right) \to \left[S_{j2}\left(T_3\right) \to \left[S_{j3}\left(\frac{T_3}{2}\right) \right] S_{j1}\left(\frac{T_1}{2}\right)\right] \tag{9}
$$

In three-segment switching sequence the leading and trailing state over a switches period is same as sevensegment switching sequence.

4. CALCULATION OF SWITCHING FREQUENCY

For any multilevel inverter the switching devices may not have the same device switching frequencies. The average switching frequency is defined as total number of switching of all the switches per second to the number of active devices of the inverter $(F avg_{} sw)$

 $f_{(avg_sw)} = F_{(ideal-Avg_sw)}$. If leading state of the next sequence is equal to trailing state of the proceeding sequence.

$$
F_{ideal_{-Avg-Sw}} = \frac{(N_{ph})(N_s)fs}{N}
$$
\n(10)

Nph – Number of commutating phases

Ns – Number of complete switching actions ("on" and "off" transition) per phase

N – Number of devices per commutation

 $fs =$ switching frequency

For the same ideal average switching frequency, the inverter equivalent frequency for three-segment will be double that of seven-segment sequence (50% more). For the same inverter equivalent frequency, the ideal average switching frequency for three segment is equal to two third of the corresponding seven-segment sequence number of extra commutations also increases the device frequency and average switching frequency.

5. RESULTS AND DISCUSSIONS

The performance of the above switching sequences for SVPWM technique is evaluated for Five level cascaded H- Bridge Inverter with DC input voltage of 100V. Corresponding to the modulation index of 0.87. The parameters of Induction motor for simulation are, stator resistance(Rs) =2.3 Ω , rotor resistance(Rr) $=2.5\Omega$, statorleakageinductance=0.28H, mutualinductance=0.24H, Numberofpoles=4, ratedfrequency=50Hz, Moment of inertia=0.0025J, Damping coefficient(B)=0.000124. From Table 3 it is shown that for the same inverter switching frequency the ideal average switching frequency for three segment switching sequence is 2/3 of the ideal average switching frequency for seven segment switching sequence. From Table 4 it is shown that for the same ideal average switching frequency, the inverter switching frequency for three segment switching sequence is 50% higher than that of seven segment switching sequence.

different Switching Frequencies				
Inverter Equivalent	Ideal Average device frequency of	Ideal Average device frequency of three-		
Frequency in Hz	seven-segment switching sequence $F_{\text{(ideal)}}$	segment switching sequence		
	avg-sw)	$F_{(ideal-avg-sw)}$ in Hz		
	in Hz			
600	150	100		
900	225	150		
1050	262	175		
2100	525	350		
3000	750	500		

Table 4. Inverter Equivalent Frequency of Seven-segment and Three-segment Switching Sequences for different Ideal Average Device Switching Frequencies

Figure 3 gives the line voltage spectrum over broder range (12500Hz) with inverter switching frequency of 2100Hz. The harmonics appear as side band around inverter equivalent frequency. The ideal average device switching frequency being 525Hz.The THD obtained for seven-segment sequence is 19.41%. Figure 4 gives the line voltage spectrum over broder range (12500Hz) with inverter switching frequency of 3150Hz.For the same ideal average device switching frequency (525), the inverter is simulated for threesegment switching sequence. The harmonics appear as side band around inverter equivalent frequency of 3150Hz.The magnitude of harmonics is reduced to larger amount giving lesser value of THD which is 16.32%. Figure 5 shows the line voltage spectrum of five level cascaded inverter over 12.5KHz with threesegment switching sequence with switching frequency of 4745Hz.

Figure 3. Line Voltage spectrum of five level cascaded inverter over 12.5KHz with seven-segment switching sequence

Figure 4. Line Voltage spectrum of five level cascaded inverter over 12.5KHz with three-segment switching sequence for switching frequency of 3150Hz

Figure 5. Line Voltage spectrum of five level cascaded inverter over 12.5KHz with three-segment switching sequence with switching frequency of 4745Hz

Figure 6 gives the line voltage spectrum over broder range (12500Hz) with inverter switching frequency of 1125Hz. The harmonics appear as side band around inverter equivalent frequency (switching frequency). The THD obtained is 16.92%.

Figure 7 gives the line voltage spectrum over broder range (12500Hz) with inverter switching frequency of 750Hz. For the same ideal average device switching frequency (187Hz), the inverter is simulated for seven-segment switching sequence. The harmonics appear as side band around inverter equivalent frequency of 750Hz. From Figure 8 it is shown that the phase voltage THD increases at higher inverter frequencies in case of three- segment switching pattern compared to seven – segment switching pattern. Table 5 shows the THD of line phase and current of five level cascaded inverter for seven-segment switching sequence. Table 6 shows the THD of line phase and current of five level cascaded inverter for three-segment switching sequence.

Figure 6. Line Voltage spectrum of five level cascaded inverter over 12.5KHz with three-segment switching sequence with switching frequency of 1125Hz

Figure 7. Line Voltage spectrum of five level cascaded inverter over 12.5KHz with seven-segment switching sequence with switching frequency of 750Hz

Table 5. THD of Line Phase and current of five level Cascaded Inverter for Seven-segment Switching

Sequence					
Inverter switching	VL Line voltage THD	V_{Ph} Line voltage THD	I(current) THD		
Frequency	As a % of fundamental	As a % of fundamental	As a % of fundamental		
600	12.04	23.51	5.39		
900	12.62	33.41	5.07		
1050	11.29	27.08	5.66		
2100	11.39	29.03	5.04		
3000	10.34	26.64	5.35		
4200	10.24	26.73	5.46		

Simplified Space Vector Pulse Width Modulation based on Switching … (B. Sirisha)

Sequence					
Inverter switching	VL Line voltage THD	V_{Ph} Line voltage THD	I(current) THD		
Frequency	As a % of fundamental	As a % of fundamental	As a % of fundamental		
600	10.51	30.21	4.22		
900	9.50	29.33	4.32		
1050	9.66	28.93	4.42		
2100	8.37	28.05	4.47		
3000	7.84	27.85	4.43		
4200	7.95	27.35	4.45		

Table 6. THD of Line Phase and Current of Five Level Cascaded Inverter for Three-segment Switching

Figure 8. Phase Voltage THD at various inverter frequencies for 7- segment and 3- segment switching Patterns

From Figure 9 it is shown that the Line voltage THD and current THD decreases at higher inverter frequencies in case of three- segment switching pattern compared to seven – segment switching pattern.

Figure 9. Line Voltage and current THDs at various inverter frequencies for 7- segment and 3- segment switching patterns

6. CONCLUSION

This paper presents general SVPWM technique based on seven–segment and three-segment online switching patterns for N-level inverter. The two switching patterns are simulated for five level cascaded inverter. One of the important feature of this technique is that,out of large number of switching states of the five level inverter , the desired switching states and most suitable redundant states are selected for the both sequence patterns such that , the technique is implemented online with no need of lookup table. In the threesegment switching sequence, the inverter equivalent frequency is 50% higher than that of seven-segment, harmonics appear as sideband around high inverter frequency, and the magnitude of lower order harmonics is reduced for three segment giving lesser value of Line voltage and current THDs when compared to that of seven-segmentswitching pattern.

REFERENCES

- [1] J. Rodríguez, J. Lai, and F. Peng, "Multi Level Converters: A Survey of Topologies, Controls and Applications", *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724-738, Aug. 2002.
- [2] P. Satish Kumar, J. Amarnath, S.V.L. Narasimham, "A Fast Space-vector Pulse with Modulation Method for Diodeclamped Multi-level Inverter Fed Induction Motor", *Asian Power Electronics Journal*, vol. 4, no. 1, April 2010.
- [3] P. Satish Kumar, "A New General Topology for Cascaded Multilevel Inverters with Increased Number of levels Based on Diagonal DC Source H-Bridge", *International Journal of Advances in Electrical and Electronics Engoneering*, vol. 3, no. 3, pp. 175-184, 2014.
- [4] Sanmin Wei and Bin Wu, "A General Space Vector PWM control Algorithm for Multi-level inverters", *IEEE 2003*, pp. 562-568.
- [5] Amit Kumar Gupta and Ashwin M. Khambadkone, "A General Space Vector PWM Algorithm for Multi Level Inverters, Including Operation in Overmodulation Range", *IEEE Transactions on Power Electronics*, vol. 22, no. 2, March 2007.
- [6] Anshuman Tripati, Khambadkone and S.K. Panda, "Direct Method of over Modulation with Integrated Closed Loop Stator Flux Vector Control", *IEEE Trans. on Power Electronics*, vol. 20, no. 5, pp. 1161-1168, Sep. 2005.
- [7] B. Sirisha, P. Satish Kumar, N.Susheela**,** "Three Phase Two Leg Neutral Point Clamped Converter with output DC Voltage Regulation and Input Power Factor Correction", *International Journal of Power Electronics and Drive System (IJPEDS)*, vol. 2, no. 2, June 2012.
- [8] A. Nabae, I.Takahashi, cd H. Akagi, "A New Neutral-point Clamped pwm Inverter", *IEEE Trans. Ind. Appl.*, vol. 1A-17, no.5, pp.5 18-523, Sept/Oct 1982.
- [9] B. Sirisha, P. Satish Kumar, "A Space Vector Pulse Width Modulation Technique for Five Level Cascaded H-Bridge Inverter Including Over Modulation Region with FPGA Implementation", *International Journal of power Electronics and Drives (IJPEDS)*, vol. 8, no. 3, September 2017.
- [10] B. Sirisha, P. Satish Kumar, "Implementation of FPGA based Space Vector PWM Methodfor Five Level Cascaded Inverter", *IEEE 7th Power India International Conference (PIICON 2016) at Bikaner Rajasthan, November 25-27 2016.*
- [11] B. Sirisha, P. Satish Kumar, "A Simplified Space Vector PWM for Cascaded H- Bridge Inverter including Over Modulation Operation", *13th International IEEE India Conference INDICON 2016 at IISC, Bengaluru, India. December 16-18, 2016.*
- [12] D.W. Kang, Y.H. Lee, B.S. Suh, C.H. Choi, and D.S. Hyun, "A Carrier wave-based svpwm using Phase-voltage Redundancies for Multilevel H-bridge Inverter", *International Conference on Industrial Electronics, Control, and Instrumentation (IECON)*, vol. 1, pp.324-329, 1999.
- [13] N. Celanovic and D. Boroyevich, "A Fast Space Vector Modulation Algorithm for Multilevel Three Phase Converters", *IEEE Trans on Industry Applications*, vol. 37, no. 2, pp. 637-641, 2001.
- [14] "Voltage Source Inverters with Phase-shifted Unipolar spwm", *IEEE Ttrans. on Industry Applications*, vol. 35, no. 5, pp. 1118-1123, 1999.
- [15] D.W. Kang, Y.H. Lee, B.S. Suh, C.H. Choi, and D.S. Hyun, "A Carrier wave-based svpwm using Phase-voltage Redundancies for Multilevel H-bridge Inverter", International Conference on Industrial Electronics, Control, and Instrumentation (IECON), vol. 1, pp. 324-329, 1999.
- [16] N. Celanovic and D. Boroyevich, "A Fast Space Vector Modulation Algorithm for Multilevel Three Phase Converters", *IEEE Trans on Industry Applications*, vol. 37, no. 2, pp.637-641, 2001.
- [17] B.S. Suh, G. Sinha, M.D. Manjrekar, and T.A. Lipo, "Multilevel Power Conversion-an overview of Topologies and Modulation Strategies", International Conference on Optimization of Electrical and Electronic Equipment (optim), vol. 2, pp.101-105, 1998.
- [18] Hu, Hongyan Wang, Yan Deng and Xiagning, "A Simple SVPWM Algorithm of Multilevel inverter", *Power Electronics Specialistic Conference, Achen, 2004*.
- [19] M.L. Tolbert and F.Z. Peng, "Multi- Level converter for Large Electric Drives", *IEEE Trans. Indus. Applica.*, vol. 35, no. 1, pp 36-44, 1999.
- [20] B.S. Suh and D.S. Hvun, "A New N-Level High Voltage Inversion System", *IEEE Trans. on Industrial Electronics*, vol. 44, no. 14, pp. 107-I 15, 1997.
- [21] L. Yiqiao and C.O. Nwankpa, "A New Type of STATCOM based on Cascading Voltage Source Inverters with Phase-shifted Unipolar SPWM", *IEEE Trans. on Industry Applications*, vol. 35, no. 5, pp. 1118-1123, 1999.
- [22] D.W. Kang, Y.H. Lee, B.S. Suh, C.H. Choi, and D.S. Hyun, "A Carrier wave-based SVPWM using Phase-Voltage Redundancies for Multilevel H-bridge Inverter", *International Conference on Industrial Electronics, Control, and Instrumentation (IECON)*, vol. 1, pp 324-329, 1999.
- [23] Krause, P. C., "Simulation of Symmetrical Induction Machinery", *IEEE Trans. Power Apparatus Systems*, vol. PAS-84, no. 11, pp. 1038-1053, 1965.
- [24] Ghani, S. N., "Digital Computer Simulation of Three-phase Induction Machine Dynamics A Generalized Approach", *IEEE Trans Industry Appl*., vol. 24, no. 1, pp. 106-114, 1988.

BIOGRAPHIES OF AUTHORS

B. Sirisha obtained her B.E degree in Electrical & Electronics Engineering from Osmania University and M.E degree from JNTU, Hyderabad and persuing Ph.D. in the area of multilevelinverters. She is currently working as Assistant Professor in Department of Electrical Engineering, University College of Engineering (Autonomous), Osmania University, Hyderabad, Telangana, India. Her research interests include Power Electronics, multilevel inverters and drives.

Dr. P. Satish Kumar was born in Karimnagar, Andhra Pradesh, INDIA in 1974. He obtained the B.Tech degree in electrical engineering from JNTU College of Engineering, Kakinada in 1996. He obtained M.Tech degree in power electronics in 2003 and Ph.D. in 2011 from JNTUH, Hyderabad. He has more than 16 years of teaching and research experience and presently working as Senior Assistant Professor in the Department of Electrical Engineering, University College of Engineering,Osmania University, Hyderabad, INDIA. He presented many research papers in various national and international journals and conferences. Achieved Award for Research Excellence and Best young teacher Award-2014.Holds UGC-Major Research Project and SERB(DST)-Research Projects on multilevel inverters. His research interests include Power Electronics Drives, Multilevel inverters, Matrix Converters and special machines.