Formal Specification and Runtime Verification of Parallel Systems using Interval Temporal Logic (ITL)

PhD Thesis

Nayef Hmoud Alshammari

This thesis is submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy

> Software Technology Research Laboratory De Montfort University Leicester - United Kingdom

> > 2018

Declaration of Authorship

I declare that the work described in this thesis is original work undertaken by me for the degree of Doctor of Philosophy at the Software Technology Research Laboratory (STRL), at De Montfort University, United Kingdom.

No part of the material described in this thesis has been submitted for any award of any other degree or qualification in this or any other university or college of advanced education. This thesis is written by me and produced using LATEX.

To my mother's soul, Helalah bint Hujailan Alshammari (April 21st, 2016). May she rest in peace ...

Acknowledgement

Firstly, I would like to express my sincere gratitude to my first supervisor Dr. Francois Seiwe and second supervisor Dr. Antonio Cau for their continuous support of my PhD study and related research, and for their patience, motivation, and immense knowledge. Their guidance helped me during the time of my research and writing of this thesis. I could not have had more qualified supervisors for my PhD study.

Also, I would like to express my great appreciation to Dr. Antonio Cau for the remarkable theoretical and practical support which he offered during the study of my PhD. I would also like to thank my former supervisors Dr. Ben Moszkowski and Dr. Jordan Dimitrov for their roles during my PhD.

Special deep thanks and appreciation to those who have endlessly and continuously believed in me and supported me especially my great sisters, Loulouah and Khaznah, and my best friend Dr. Dheidan Alshammari. Big thanks to my family, my friends and all those who have been relentlessly supportive during my PhD journey.

Abstract

Runtime Verification (RV) is the discipline that allows monitoring systems at runtime in order to check the satisfaction or violation of a given correctness property. Parallel systems are more complicated than sequential systems. Therefore, systems that run in parallel need a parallel runtime verification framework to monitor their behaviour and guarantee correctness properties. Parallel systems have correctness properties different from correctness properties of sequential systems. For instance, as a correctness property of parallel systems, absence of deadlock has to be guaranteed and mutual exclusion mechanism has to be applied in case a resource is shared between more than one system and the parallelism form is true concurrency. Therefore, sequential runtime verification framework can not handle systems that run in parallel due to the singularity issue of this kind of framework as they are built to handle a single system at a time, whereas for parallel systems a framework has to handle many systems at a time. AnaTempura is a runtime verification tool which can handle single systems at a time. To solve this problem, I evolved AnaTempura to be able to handle parallel systems. In this thesis, I propose a Parallel Runtime Verification Framework (PRVF) that can handle systems which use architectures of parallelism in their design such as multi-core processor architecture. The proposed model can check system behaviour at runtime in order to either guarantee satisfaction or detect violations of correctness properties. My technique is based on Interval Temporal Logic (ITL) and its executable subset Tempura to verify properties at runtime using the AnaTempura tool.

I use, as a demonstration, the case study of private L2 cache memory of multi-core processor architecture. My objectives are to i) design MSI protocol compliant with cache memory

coherence and *ii*) fulfil main memory consistency model at runtime. I achieve this via a formal Tempura specification of the cache controller which is then verified at runtime against my objectives for memory consistency and cache coherence using AnaTempura. The presented specifications allow to extend it allow to extend it to not only capture correctness but also monitor the performance of a cache memory controller. The case study is then evaluated via integrating AnaTempura with MATLAB in order to check correctness properties such as memory consistency and cache coherence.

Contents

	Decl	laration of Authorship	Ι
	Ack	nowledgments	III
	Abs	tract	IV
Li	st of l	Figures	XII
Li	st of]	Tables	VII
	List	of Abbreviations XV	III
1	Intr	oduction	1
	1.1	Background	2
	1.2	Problem Statement and Research Motivation	3
	1.3	Research Questions	6
	1.4	Research Methodology	6
	1.5	Success Criteria	8
	1.6	Thesis Outline	9
2	Veri	fication Techniques for Parallel Systems: a Review	11
	2.1	Introduction	12
	2.2	Basic Concepts and Related Topics	12

	2.2.1	Concurrency versus Parallelism
	2.2.2	Parallel-Concurrent Programming Models in Java
	2.2.3	Modern Central Processing Units (CPUs)
	2.2.4	Petri Net
	2.2.5	Global State Construction
	2.2.6	Parallel Programming Models
		2.2.6.1 Shared Memory
		2.2.6.2 Message Passing
		2.2.6.3 Shared Memory versus Message Passing
2.3	Verific	ation Techniques
2.4	Runtin	ne Verification
	2.4.1	Monitors
	2.4.2	Taxonomy 23
	2.4.3	Runtime Verification versus Model Checking
	2.4.4	Runtime Verification versus Testing
	2.4.5	The Use of Runtime Verification
	2.4.6	Existing Runtime Verification Frameworks
		2.4.6.1 EAGLE
		2.4.6.2 J-LO
		2.4.6.3 LARVA 29
		2.4.6.4 LogScope
		2.4.6.5 LoLa
2.5	Forma	Methods-Based Tools for Parallel Systems
2.6	Tempo	ral Logic
	2.6.1	Point-Based versus Interval-Based Structure of Temporal Logics 32
	2.6.2	Interval Temporal Logic (ITL)

			2.6.2.1 Syntax	4
			2.6.2.2 Informal Semantics	5
			2.6.2.3 Justification for Choosing Interval Temporal Logic (ITL) 3	6
	2.7	Relate	d Work	7
		2.7.1	Memory Models for Interval Temporal Logic (ITL)	7
			2.7.1.1 Framing Variables	7
			2.7.1.2 Transactional Memory	8
		2.7.2	Meltdown and Spectre	0
	2.8	Summ	ary	1
3	Con	putatio	onal Model 4	2
	3.1	Introdu	uction	3
	3.2	Compu	utational Model	3
		3.2.1	Message-Passing based Communication	3
			3.2.1.1 Related Work	4
			3.2.1.2 Execution Modes	5
			3.2.1.3 Channel Communication	5
			3.2.1.4 Shunt Communication	7
			3.2.1.5 Delay and Timeout	8
			3.2.1.6 Resource Allocation	8
			3.2.1.7 The Funnel	8
		3.2.2	Shared-Variable based Communication	9
		3.2.3	True Concurrency	0
		3.2.4	Interleaving Concurrency	1
	3.3	Archit	ecture Framework	3
		3.3.1	Generation Phase	3

			3.3.1.1	Communication Models	54
			3.3.1.2	Concurrency Forms	54
			3.3.1.3	Execution Modes	54
		3.3.2	Locals V	erification & Assertion Phase	56
			3.3.2.1	Interleaving Concurrency and Shared-Variable	56
			3.3.2.2	True Concurrency and Shared-Variable	58
			3.3.2.3	Synchronous Execution and Message-Passing (Channels)	60
			3.3.2.4	Asynchronous Execution and Message-Passing (Shunts)	62
		3.3.3	Global V	erification Phase	65
	3.4	Paralle	l Runtime	Verification Framework (PRVF) Model	66
	3.5	Summ	ary		66
4	Desi	gn and	Implemer	ntation of a Parallel Runtime Verification Framework (PRVF)	68
	4.1	Introdu	uction		69
	4.2	(Ana)7	Tempura .		69
		4.2.1	Assertior	Points	71
		4.2.2	The Mon	itor	76
		4.2.3	Tempura	Interpreter	77
	4.3	Evolut	ionary Imp	provements of AnaTempura	77
		4.3.1	Realisati	on of Assertion Points Techniques	80
	4.4	Bench	marking A	pplications	90
		4.4.1	Producer	-Consumer	90
		4.4.2	Dining P	hilosophers Problem	92
	4.5	Summ	ary		93
5	Case	e Study:	Cache C	ontroller	94
	5.1	Cache	Memory C	Controller: A Case Study	95

	5.2	The B	asics of Cache Memory	95
		5.2.1	Description	97
		5.2.2	MSI Protocol	101
		5.2.3	Formal Description of Cache Controller	102
		5.2.4	Compositional Modelling	103
	5.3	Analy	sis and Discussion	111
		5.3.1	Global Program : Cache Controller	113
			5.3.1.1 Raw Data Description	113
			5.3.1.2 External Programs : Local Processors	118
			5.3.1.3 Raw Data Analysis	120
			5.3.1.4 Properties Check of The Cache Controller	127
	5.4	Summ	ary	128
6	Eval	luation	of Parallel Runtime Verification Framework (PRVF)	129
6	Eva l	luation Introdu	of Parallel Runtime Verification Framework (PRVF)	129 130
6	Eva 6.1 6.2	luation Introdu MATL	of Parallel Runtime Verification Framework (PRVF)	129 130 131
6	Eva 6.1 6.2 6.3	luation Introdu MATL Integra	of Parallel Runtime Verification Framework (PRVF) uction	129 130 131 132
6	Eval 6.1 6.2 6.3	luation Introdu MATL Integra 6.3.1	of Parallel Runtime Verification Framework (PRVF) uction AB AB ating MATLAB and AnaTempura Running MATLAB	 129 130 131 132 132
6	Eva 6.1 6.2 6.3	luation Introdu MATL Integra 6.3.1 6.3.2	of Parallel Runtime Verification Framework (PRVF) uction	 129 130 131 132 132 135
6	Eva 6.1 6.2 6.3	luation Introdu MATL Integra 6.3.1 6.3.2 Correc	of Parallel Runtime Verification Framework (PRVF) uction .AB .AB ating MATLAB and AnaTempura Running MATLAB AnaTempura Runs MATLAB etness Properties	 129 130 131 132 132 135 140
6	Eva 6.1 6.2 6.3	luation Introdu MATL Integra 6.3.1 6.3.2 Correct 6.4.1	of Parallel Runtime Verification Framework (PRVF) uction	 129 130 131 132 132 135 140 140
6	Eval 6.1 6.2 6.3	luation Introdu MATL Integra 6.3.1 6.3.2 Correc 6.4.1 6.4.2	of Parallel Runtime Verification Framework (PRVF) uction .AB .AB ating MATLAB and AnaTempura Running MATLAB AnaTempura Runs MATLAB etness Properties Revisiting The Case Study of Cache Controller Memory Consistency Property	 129 130 131 132 132 135 140 140 144
6	Eval 6.1 6.2 6.3	luation Introdu MATL Integra 6.3.1 6.3.2 Correc 6.4.1 6.4.2 6.4.3	of Parallel Runtime Verification Framework (PRVF) uction	 129 130 131 132 132 135 140 140 144 156
6	Eval 6.1 6.2 6.3 6.4	luation Introdu MATL Integra 6.3.1 6.3.2 Correc 6.4.1 6.4.2 6.4.3 Discus	of Parallel Runtime Verification Framework (PRVF) uction	 129 130 131 132 132 135 140 140 144 156 167
6	Eval 6.1 6.2 6.3 6.4 6.4	luation Introdu MATL Integra 6.3.1 6.3.2 Correct 6.4.1 6.4.2 6.4.3 Discuss Relate	of Parallel Runtime Verification Framework (PRVF) uction .AB .AB ating MATLAB and AnaTempura Running MATLAB AnaTempura Runs MATLAB AnaTempura Runs MATLAB etness Properties Revisiting The Case Study of Cache Controller Memory Consistency Property Cache Coherence Property ssion d Work	 129 130 131 132 132 135 140 140 144 156 167 168
6	Eval 6.1 6.2 6.3 6.4 6.4	luation Introdu MATL Integra 6.3.1 6.3.2 Correc 6.4.1 6.4.2 6.4.3 Discus Relate Summ	of Parallel Runtime Verification Framework (PRVF) uction	 129 130 131 132 132 135 140 140 144 156 167 168 172

7	Con	clusion	173
	7.1	Thesis Summary	174
	7.2	Comparison with Related Work	176
	7.3	Original Contribution	177
	7.4	Success Criteria Revisited	178
	7.5	Limitations	180
	7.6	Future Work	181
	7.7	Future Impact	183
		7.7.1 Academic	183
		7.7.2 Industrial	183
Bi	bliogr	caphy	185
A	Арр	endix A: Simulations & Animation	216
B	Арр	endix B: Tempura Code for Cache Controller	227
С	Арр	endix C: Tcl/tk Code for Cache Controller	282
D	Арр	endix D: Java Remote Method Invocation (RMI)	317
E	Арр	endix E: MATLAB Code for Correctness Properties	326

List of Figures

2.1	Modelling Parallelism using Petri Net [200]	16
2.2	Verification Techniques	21
2.3	Taxonomy of Runtime Verification [151]	24
2.4	Some Sample of ITL Formulae [51]	35
2.5	Chop	35
2.6	Chop Star	36
3.1	Synchronous Execution of Parallel Systems Sys_1 and Sys_2	45
3.2	Asynchronous Execution of Parallel Systems Sys_1 and Sys_2	45
3.3	Parallel Composition of Sys_1 and Sys_2 (True Concurrency)	50
3.4	Global State Construction (True Concurrency)	51
3.5	Parallel Composition of Sys_1 and Sys_2 (Interleaving Concurrency)	52
3.6	Global State Construction (Interleaving Concurrency)	53
3.7	Parallel Runtime Verification Framework (Shared-Variable Interleaving Concur-	
	rency)	57
3.8	Parallel Runtime Verification Framework (Shared-Variable True Concurrency)	59
3.9	Parallel Runtime Verification Framework (Synchronous Message-Passing)	61
3.10	Parallel Runtime Verification Framework (Asynchronous Message-Passing)	64
4.1	General System Architecture of AnaTempura [301]	69
4.2	The Analysis Process [301]	70

LIST OF FIGURES

4.3	Assertion Points and Chunks [301]
4.4	Processing Assertion Points [301]
4.5	Compiling External Java Program
4.6	RUNNING TEMPURA PROGRAM
4.7	AMDAHL'S LAW [115] 78
4.8	RUNTIME VERIFICATION
4.9	GENERATING EXTENDED ASSERTION POINTS WITHIN EXTERNAL JAVA PRO-
	GRAM
4.10	Collecting Extended Assertion Points Tempura Program 82
4.11	GLOBAL COLLECTS ASSERTION POINTS FROM LOCALS TEMPURA PROGRAM 87
4.12	Implementation Java RMI using AnaTempura 89
4.13	Producer-Consumer
4.14	PRODUCER-CONSUMER EXECUTION IN TEMPURA/ANATEMPURA 91
4.15	Demo of Dining Philosophers Problem
5.1	Dual Core Dual Processor System 98
5.2	CACHE CONTROLLER
5.3	TEMPURA EXECUTION AT STATE 0
5.4	ANATEMPURA SIMULATION AT STATE 0
5.5	LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 0 119
5.6	States & Intervals (σ_m^n , where <i>m</i> is state number, <i>n</i> is Processor id) of Cache
	Controller and Memory values
6.1	Running MATLAB
6.2	MATLAB Script
6.3	MATLAB Arithmetic Script Output
6.4	AnaTempura inputs numbers to file "input.txt"

LIST OF FIGURES

6.5	File Content for "input.txt"
6.6	MATLAB Reads from input file "input.txt"
6.7	AnaTempura Run of L2 Cache Memory of Processors 0, 1 & 2
6.8	Tcl Animation of L2 Cache Memory of Processors 0, 1 & 2
6.9	External Programs of AnaTempura for Processors 4 & 5
6.10	Dual Core Dual Processor System
6.11	Memory Consistency Check at State 0
6.12	Memory Consistency Check at State 1
6.13	Memory Consistency Check at State 2
6.14	Memory Consistency Check at State 3
6.15	Memory Consistency Check at State 4
6.16	Memory Consistency Check at State 5
6.17	Memory Consistency Check at State 6
6.18	Memory Consistency Check at State 7
6.19	Memory Consistency Check at State 8
6.20	Memory Consistency Check at State 9
6.21	Cache Coherence & MSI Protocol Check at State 0
6.22	Cache Coherence & MSI Protocol Check at State 1
6.23	Cache Coherence & MSI Protocol Check at State 2
6.24	Cache Coherence & MSI Protocol Check at State 3
6.25	Cache Coherence & MSI Protocol Check at State 4
6.26	Cache Coherence & MSI Protocol Check at State 5
6.27	Cache Coherence & MSI Protocol Check at State 6
6.28	Cache Coherence & MSI Protocol Check at State 7
6.29	Cache Coherence & MSI Protocol Check at State 8
6.30	Cache Coherence & MSI Protocol Check at State 9

LIST OF FIGURES

A.1	CACHE CONTROLLER EXECUTION IN TEMPURA AT STATE 0
A.2	CACHE CONTROLLER SIMULATION IN ANATEMPURA AT STATE 0
A.3	LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 0 217
A.4	CACHE CONTROLLER EXECUTION IN TEMPURA AT STATE 1
A.5	CACHE CONTROLLER SIMULATION IN ANATEMPURA AT STATE 1
A.6	LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 1
A.7	CACHE CONTROLLER EXECUTION IN TEMPURA AT STATE 2
A.8	CACHE CONTROLLER SIMULATION IN ANATEMPURA AT STATE 2
A.9	LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 2 219
A.10	CACHE CONTROLLER EXECUTION IN TEMPURA AT STATE 3
A.11	CACHE CONTROLLER SIMULATION IN ANATEMPURA AT STATE 3
A.12	LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 3 220
A.13	CACHE CONTROLLER EXECUTION IN TEMPURA AT STATE 4
A.14	CACHE CONTROLLER SIMULATION IN ANATEMPURA AT STATE 4
A.15	LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 4
A.16	CACHE CONTROLLER EXECUTION IN TEMPURA AT STATE 5
A.17	CACHE CONTROLLER SIMULATION IN ANATEMPURA AT STATE 5
A.18	LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 5 222
A.19	CACHE CONTROLLER EXECUTION IN TEMPURA AT STATE 6
A.20	CACHE CONTROLLER SIMULATION IN ANATEMPURA AT STATE 6
A.21	LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 6 223
A.22	CACHE CONTROLLER EXECUTION IN TEMPURA AT STATE 7
A.23	CACHE CONTROLLER SIMULATION IN ANATEMPURA AT STATE 7
A.24	LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 7
A.25	CACHE CONTROLLER EXECUTION IN TEMPURA AT STATE 8
A.26	CACHE CONTROLLER SIMULATION IN ANATEMPURA AT STATE 8

A.27 LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 8	225
A.28 CACHE CONTROLLER EXECUTION IN TEMPURA AT STATE 9	226
A.29 CACHE CONTROLLER SIMULATION IN ANATEMPURA AT STATE 9	226
A.30 LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 9	226

List of Tables

2.1	Intel vs AMD Processors 15
2.2	LTL vs CTL vs ITL
2.3	Syntax of ITL
5.1	9-Memory References to 8-Blocks Cache
5.2	Empty 8-Blocks Cache
5.3	Miss of Address [10110 ₂]
5.4	Miss of Address [11010 ₂]
5.5	Miss of Address [10000 ₂]
5.6	Miss of Address [00011 ₂]
5.7	Miss of Address [10010 ₂]
5.8	MSI Protocol
5.9	Tempura Syntax versus ITL syntax
5.10	Tempura Run of Interleaved Parallel Local Processors $0,1\&2$. 117
5.11	Requests of Pid_0 , Pid_1 , & Pid_2 respectively
5.12	L2 Cache Memory of Pid_0 , Pid_1 , & Pid_2 Respectively
5.13	PROPERTIES CHECK OF CACHES OF PROCESSORS 0, 1 & 2
6.1	MSI Protocol
6.2	Parallel Computational Models

List of Abbreviation

ITL	Interval Temporal Logic		
LTL	Linear Temporal Logic		
CTL	Computational Tree Logic		
PTL	Projection Temporal Logic		
ТМ	Transactional Memory		
ACID	Atomicity Consistency Isolation Durability		
Mutex	Mutual Exclusion		
PRVF	Parallel Runtime Verification Framework		
TAM	Temporal Agent Model		
wtr	willing to read		
wtw	willing to write		
Var	Variable		
Val	Value		
Addr	Address		
RW	Read Write		
Pid	Processor identification		

LIST OF TABLES

- RAM Random Access Machine
- PRAM Parallel Random Access Machine
- EREW Exclusive Read Exclusive Write
- CREW Concurrent Read Exclusive Write
- CRCW Concurrent Read Concurrent Write
- RMI Remote Method Invocation
- IEEE Institute of Electrical and Electronics Engineers
- L2 Cache Level 2 Cache
- MSI Modified Shared Invalid
- MESI Modified Exclusive Shared Invalid
- MOESI Modified Owned Exclusive Shared Invalid
- Sys System
- fin final
- As/Co Assumption/Commitment
- DCS Distributed Control Systems
- OREDA Offshore and Onshore Reliability Data

Chapter 1

Introduction

Objectives:

- To set a background for the conducted research
- To identify the problem statement and research motivation
- To raise the research questions
- To provide the research methodology
- To highlight the success criteria
- To provide the thesis outline

1.1 Background

Parallel computing includes computer architecture, operating systems, programming languages, applications, and algorithms. The design and the implementation of theses instances have to consider parallelism in order to deliver highly efficient parallel computations. The main goals of parallel computations are improving the speed needed to accomplish tasks and easing the functionality of the tasks being computed. These goals are sometimes difficult to achieve due to hardware or software issues. The key driver of hardware parallelism is the performance of computer systems, while the key drivers of software parallelism are performance and application functionality [211].

Parallel programming is an important factor towards effective parallel computing. The major purpose of parallel programming is the efficient execution of codes in order to save the time needed to execute applications. The efficient execution of codes enables parallel programming to scale well with the problem size, which, consequently, leads to solving larger problems efficiently. This efficient performance of parallel programming is due to providing concurrency which allows simultaneous performing of multiple tasks [210].

Parallel programming goes beyond the limits caused by sequential computing such as physical and practical factors that limit the ability of constructing faster sequential computers [210]. For instance, sequential computers speed is subjected to the speed of data which moves through the hardware. A bandwidth of such medium restricts the transmission through a physical medium (e.g. the speed of light or the transmission limit of copper wire). The technology of semiconductors and evolutionary advancement allow a single chip to have a larger number of transistors; however, reducing the size of such transistors to a molecular or atomic level eventually reaches a limit. Another physical factor which limits sequential computing from being efficient is the processor heat caused by to the amount of the consumed power; thus, dissipating processor heat by conventional way is hard. The development of a faster processor to solve a single computational

CHAPTER 1. INTRODUCTION

problem is increasingly expensive. Therefore, using large number of processors to solve such computational problem is less expensive. The development of parallel systems architecture such as multi-core technology overcomes these kind of problems.

Another reason for developing parallel programs is the use of several computer memory resources instead of using only one computer resource which might be scarce or costly to manage [210]. This advantage of parallel computing, in general, overcomes the limitation of the scarcity of memory resources. The improvement in parallel systems approaches such as multi-core technology has been obtaining continuous gains.

These remarkable benefits make parallel computing the base of future computing systems. As parallel computing systems are becoming ubiquitous in everyday life [142], careful attention has to be paid to the satisfaction of their correctness property.

Verification techniques have to be taken into account during the development of parallel computing systems in order to deliver remarkable benefits of parallel computing. Verification techniques assure a correctness property of parallel computing systems with respect to their specifications. Correctness property is a milestone in systems design and development process. Thus, my research considers verification techniques as a mandatory approach to the correctness of parallel computing systems. Correctness criteria is a preliminary step towards high performance and efficient functionality. In other words, to gain performance it has to pain correctness first.

1.2 Problem Statement and Research Motivation

In this section I will shed light on the research problems. Subsequently, the research gap is addressed and a solution will be proposed. After that, the research motivation is highlighted. I believe the following problems are real research problems and they should be addressed in order to provide suitable solutions which will eventually enhance parallel computing models algorithms and design. The problems are:

CHAPTER 1. INTRODUCTION

- The correctness of parallel programs is harder to determine than for sequential programs [142]. Fixing parallel programs bugs at the software level such as data race, atomicity violation, deadlock are much harder than fixing sequential program ones. On the other hand, at the hardware level a non-determinism execution is a major problem due to the out-of-sync clocks of large systems which cause slight timing variations of a given program. Even though the clock is synced, different interactions with operating systems or other applications could lead to non-deterministic execution of a program each time it runs. The non-deterministic problem makes capturing errors kind of impossible.
- Some parallel programs use synchronisation points to coordinate the work of the overall computations and to ensure that all the parallel operations are synchronised and the data is being used is consistent. Some parallel programs use message-passing approach to exchange data and ensure synchronisation of data being used within the parallel operations of such programs. The latter approach is commonly used in distributed memory machines. However, software developers who use this approach find the correctness of such programs difficult due to the variety of inputs that might be given to these programs. Also, the fact that multiple software developers may share work on a given portion of a program is another difficulty.
- Some parallel programs may use what is so-called critical section (or atomic region) to prevent any access attempt to a shared resource at a time for more than one processor. This mechanism is used to ensure a concurrency characteristic called atomicity. Atomicity violation is considered a concurrency bug. Lock-based algorithm is used to ensure the atomic execution of the critical section (or atomic region) for concurrency sake. Undesired behaviour might occur due to the use of locks which is deadlock problem where two processors are waiting for each other permanently which eventually leads to delay the computation or halt the two processors.

CHAPTER 1. INTRODUCTION

A unified generic model that can handle these concurrency issues with the consideration of different parallel computation model aspects such as concurrency, communication and execution is needed. Therefore, I present in this PhD thesis a unified generic model for parallel computing models considering aspects such as concurrency, communication and execution. Such model will benefit hardware computer systems and software performance and application functionality. Parallel algorithms and analysis is intended to be delivered for the sake of design enhancements and correctness verification at the same time. This model is formal method-based approach which aims to establish an accurate and unambiguous semantics in order to deliver effective description of every phase of parallel systems behaviour in order to fulfil correctness properties such as safety and liveness.

Therefore, correctness of parallel computing is a mandatory need towards achieving the best of parallelism with respect to performance and functionality. Runtime verification plays a major role within verification techniques due to a number of reasons. Some of the most important reasons for using runtime verification over other verification techniques are that it is a lightweight tool, and because it guarantees the absence of states explosion caused by modelling all possible states of system under scrutiny. My approach, runtime verification of parallel computing systems, contributes to move forward the parallelism at hardware design level and software performance and functionality level via the discovery of the behaviour of hardware/software during runtime. In other words, there are states that can not be discovered but at runtime. The monitoring of either satisfaction or violation of correctness criteria is the main task of runtime verification and via this task hardware design and software performance evaluation can be measured accurately. According to Muller [199] the evaluation of verification techniques focuses on the following criteria: Soundness, Completeness, Modularity, Automation, and Efficiency. In my approach I consider these criteria carefully as my aim is to deliver a generic model in order to verify correctness property for parallel systems at runtime.

1.3 Research Questions

The major question of my research is:

• How to infer the correctness of global property from the correctness of a set of local properties for computer systems using parallel architectures?

Out of the raised major research question, a set of research questions are intended to tackle different aspects of the encountered issues. These are:

- 1. How to construct a global state out of local states of parallel systems?
- 2. How to compose/decompose a global property out of/into a set of local properties?
- 3. How to handle different forms of concurrency, communication models, and execution modes of parallel systems?
- 4. How to verify local/global properties at the local/global level?

1.4 Research Methodology

The research methodology I adopt follows a constructive research approach. My research contributes to knowledge being developed as a new solution for the identified problem. Therefore, I constructed new algorithms, a computational model, and an architecture framework. The construction of this approach consists of the following phases:

• Background Review and Related Work:

This phase sets a comprehensive background of the involved research topics and reviews the literature of the field of my research. The justification of my choice of the technique I adopt to conduct this research is made. The discussion of the related work addresses the gap and shows how our approach is going to serve the purpose of this study. My motivation towards the selection of the case study is presented at the end of this phase and linked to the related work.

• Computational Model:

As the proposed approach is formal-method based, this phase provides an abstract formalisation for the proposed model. I use Interval Temporal Logic (ITL) and its executable subset Tempura as a formal framework for specification and verification to model the behaviour of parallel systems using the runtime verifier, AnaTempura.

Architecture Framework:

In this phase I describe the design and the components of the framework. I define each component and describe their functions to be able to link the whole framework and make it integrated. I also introduce different concurrency mechanisms, communication models, and execution modes of parallel computing systems. In addition, this phase presents algorithmic descriptions of all possible approaches that might have been encountered during my design of the proposed framework.

• Implementation:

This phase implements the proposed framework using the programming temporal language Tempura to model the framework components and their functions. Assertion points mechanism is also implemented and a set of practical improvements has been made to enable our framework to handle receiving multiple assertion data sent from local programs simultaneously to compose a global property out of local properties. Java Remote Method Invocation (RMI) framework is implemented as a demonstration of the robustness of my proposed framework and its capability to implement various parallel systems architectures.

• Case Study:

As my approach is formal-methods based, this phase provides an abstract formalisation of the case study which is cache controller. I use Interval Temporal Logic (ITL) as the formal framework for the specification and verification to model the behaviour of cache controller. The cache controller modelled using Tempura and the runtime verifier AnaTempura. A set of formal ITL specifications transformed into an executable code in Tempura to be checked against a set of temporal properties.

• Evaluation:

The evaluation illustrates the effectiveness of the framework by producing a runtime verification of the cache controller. The correctness is the success measurement of my approach. Correctness of the framework shows consistency of the implemented system.

1.5 Success Criteria

The success criteria of my approach, in addition to answering the research questions, are reflected in the ability of achieving the following outcomes:

- 1. Compositional requirements from several sources which handle local and global systems correctness. The fulfilment of this success criteria is the answer of the question number **1**.
- 2. Compositional collection of assertion data from several sources to handle True/Interleaving Concurrency associated with Shared-Variable approach. The fulfilment of this success criteria is the answer of question number **3**.
- Compositional collection of assertion data from several sources to handle Synchronous/Asynchronous Communication links, which are *Channels/Shunts*, associated with Message-Passing approach. The fulfilment of this success criteria is the answer of question number
 3.
- 4. The ability to execute agents concurrently and the introduction of resource allocation agents, and Delay and Timeout agents to model delay and timeout behaviour. The fulfilment of this success criteria is the answer of question number **3**.
- The use of lock-based technique to enforce Mutual Exclusion to deliver synchronisation.
 The fulfilment of this success criteria is the answer of questions number 1 & 3.

- 6. Checking the correctness property of local systems at local/global levels. The fulfilment of this success criteria is the answer of questions number **2** & **4**.
- 7. The inference of the correctness of global property from the correctness of a set of local properties of global systems. The fulfilment of this success criteria is the answer of the raised major question.

1.6 Thesis Outline

This thesis is composed of five chapters which are organized as follows:

- **Chapter 2** introduces the basic concepts of the relevant topics of verification techniques, runtime verification, the monitor, syntax and semantics of Interval Temporal Logic (ITL) and its executable subset Tempura as a temporal programming language used to model my framework. Also, the justification of my choice of Interval Temporal Logic (ITL) is to serve as a formal-method base of the proposed approach.
- **Chapter 3** introduces the proposed framework and its components and a comprehensive description of the components and their functions. Also, it introduces different concurrency mechanisms, communication models, and execution modes of parallel computing systems. This chapter presents algorithmic descriptions of all possible approaches that were encountered during the design of the proposed framework.
- **Chapter 4** introduces the implementation of the proposed framework and explains in details how to implement the framework components and their communication with each other. Also this chapter implements other parallel computing architectures.
- **Chapter 5** provides the evaluation of the implemented proposed framework. Cache Controller case study is modelled and implemented to evaluate my framework concerning correctness property of cache controller. In addition to the raw data analysis, a formal

specification in Interval Temporal Logic (ITL) of all the components of cache controller system is given. Demonstration of the implemented case study is given in screen-shots as the monitoring system of AnaTempura has an animation window to simulate the system behaviour visually.

- **Chapter 6** provides random and independent evaluation techniques using MATLAB. AnaTempura has been linked to MATLAB in order to exchange assertion data. These assertion data can be used within MATLAB for manipulation, analysis and making unbiased judgement of the proposed model.
- **Chapter 7** summarises the proposed approach and highlights the significance of the delivered contributions and draws a comparison with related work. It also discusses the limitations of my approach, the directions of the future work, and the impact on academic and industrial perspectives.

Chapter 2

Verification Techniques for Parallel Systems: a Review

Objectives:

- To highlight basic Concepts and Related Topics
- To give an overview of Runtime Verification
- To discuss major challenges in Runtime Verification for Parallel Programs
- To investigate relevant Formal Approaches
- To highlight the Related Work, Memory Models, and recent challenges in the field

2.1 Introduction

In this chapter, I present a comprehensive background of the research topic. I present verification techniques which are used in this field and a trade-off between these techniques. I focus mainly on runtime verification to serve the proposed approach due to specific reasons. Interval Temporal Logic (ITL) serves as a formal-method based framework for my approach due to various reasons. I shed light on related work concerning memory models in addition to hardware vulnerabilities, namely, Meltdown and Spectre.

2.2 Basic Concepts and Related Topics

In this section, a brief review of some essential technical aspects are covered such as the difference between concurrency and parallelism, parallel and concurrent models in Java programming language, modern Central Processing Units (CPUs) and Petri Net.

2.2.1 Concurrency versus Parallelism

As in this research parallel systems are intended to be studied in order to deliver correctness properties, I have to clarify the confusion between the terminology of concurrency and parallelism. These terminologies are often debated among computer science communities. The ambiguity in the difference between them is confusing which might lead to misconception in views. Navarro et al. [205] realised this misunderstanding between the two terminologies; hence, they give the following definitions:

Definition 1 *"Concurrency is a property of a program (at design level) where two or more tasks can be in progress simultaneously."*

Definition 2 "Parallelism is a runtime property where two or more tasks are being executed simultaneously."

According to Navarro et al. [205] it is totally different being in progress (concurrency) from being in execution (parallelism). Let C and P denote concurrency and parallelism respectively,

CHAPTER 2. VERIFICATION TECHNIQUES FOR PARALLEL SYSTEMS: A REVIEW

the relationship between them can be expressed formally as: $P \subset C$, which means P is a subset of C and subsequently C is a superset of P. In simple words, parallelism is concurrency's dependent while concurrency is independent of parallelism. Now the difference is even more clearer which invites the definition of a very essential terminology in this research, which is parallel computing:

Definition 3 "Parallel Computing is the act of solving a problem of size n by dividing its domain into $k \ge 2$ (with $k \in N$) parts and solving them with p physical processors, simultaneously."

where k represents the least number of processors which is 2. The problem of size n is used to divide the tasks on the available processors in order to achieve the parallel computing consistently and quickly.

2.2.2 Parallel-Concurrent Programming Models in Java

Java programming language has considered concurrency since the release of Java 5 by adding the concurrent utilities or alternatively referred to as the concurrent API, where API stands for Application Programming Interface. The concurrency utilities provide powerful features in order to achieve concurrent programs, features and mechanisms such as semaphore, cyclic barriers, countdown latches, thread pools, execution managers and locks.

Java continues to support concurrent programming models such as the introduction of Fork/Join framework to Java 7 release. Fork/Join framework is an implementation of the *ExecutorService* interface that helps to take advantage of multiple processors. The mechanism followed in this Fork/Join framework breaks down the task into smaller pieces recursively and then reassembles them once the task is done. This mechanism enhances the performance of the application via using all available processors.

According to Schildt [234], there are two ways in which Fork/Join enhances multithreaded programming. The first one is the creation of multiple threads, which makes it simple, and the second one is the use of multiple processors, which makes it automatic. However, subdividing or

CHAPTER 2. VERIFICATION TECHNIQUES FOR PARALLEL SYSTEMS: A REVIEW

partitioning the problems with Fork/Join framework must be done by the programmer. The application of operations aggregation by Java runtime performs this task instead of the programmer and puts together the solutions.

The use of the collections mechanism leads to a situation called non-thread-safe which makes the implementation of parallelism difficult. Consequently, thread interference or memory consistency errors are encountered as a result of the incapability of threads manipulating a collection. In order to overcome these errors, synchronisation wrappers provided by the Collection Framework adds automatic synchronisation to collection and makes it thread-safe. Nevertheless, synchronisation wrappers cause thread contention which does affect the parallel execution. In order to implement parallelism with non-thread-safe collections, aggregate operations and parallel streams are used. Executing streams in parallel has been introduced in Java 8. This mechanism allows streams to be executed in serial or parallel. In case streams are executed in parallel, the streams are partitioned by the Jave runtime. Aggregate operations iterate over and the results are combined after processing these substreams in parallel.

The latest Java version is Java 12 which was released on 19 March 2019. Java 12 provides concurrency and parallelism utilities such as *java.util.concurrent*, *java.util.concurrent.atomic* and *java.util.concurrent.locks*. The first utility provides concurrent programming. The second utility is a small toolkit of classes that supports lock-free and thread-safe programming on shared memory model. Atomic package provides atomic region which prevents interference of a shared memory being executed within this region in order to guarantee shared memory consistency. The third utility is a set of interfaces and classes that provides a framework for the application of locks mechanism. Locks are responsible for keeping the shared variable protected from multiple modifications at a single clock in order to provide consistent parallel computation. No other processors or threads are permitted to modify the locked shared variable until the lock is released.

2.2.3 Modern Central Processing Units (CPUs)

According to Oak Ridge National Laboratory at the U.S. Department of Energy, June 8, 2018, Summit is the world's most powerful and smartest scientific supercomputer. Summit can perform up to 200,000 trillion calculations per second or alternatively 200 petaflops. Up until June 2019, Summit supercomputer kept being the first on the list of supercomputers ever since its release with a total number of 2,414,592 processors [1]. IBM developed Summit or OLCF-4 supercomputer for use at Oak Ridge National Laboratory for scientific research.

National Supercomputing Center in Wuxi, China has developed a supercomputer called Sunway TaihuLight and it is ranked third on the list of supercomputers although it has 10,649,600 processors [1]. More numbers of processors does not always mean better performance. Therefore, Sunway TaihuLight supercomputer has the maximum number of processors in the 500 list available in [1].

While the maximum number of parallel processors for modern CPUs at the personal usage level such as PCs or Laptops is 18 processors as Table 2.1 illustrates:

	No. Processors	Release Date	Generation
Intel Core i9-9980XE	18	Q4'18	9^{th}
AMD Ryzen 7 3800X	8	Q3'19	7^{th}

Intel Core i9-9980XE processor is a 9^{th} generation processor and has been released in the forth quarter of 2018 [4]. Ryzan [3] is a 7^{th} generation processor manufactured by Advanced Micro Devices (AMD). The maximum number of processors of AMD Ryzen 7 3800X is 8. Ryzen 7 3800X has been released in the third quarter of 2019.

2.2.4 Petri Net

A Petri Net is a graphical and mathematical modelling tool used to describe and study information processing systems of various types [200, 223, 102]. In 1962, Carl Adam Petri presented this approach as a PhD dissertation entitled "Communication with Automata" in the faculty of Mathematics and Physics at the Technical University of Darmstadt in West Germany. The tool can be used in mathematical branches such as algebraic equations and state equations. Moreover, computer science and communication systems such as logical systems can be modelled and analysed using Perti Nets. Parallel computing has been significantly advanced by Petri's work. Additionally, modern studies of complex systems have been boosted by Petri Nets approach.

There are a number of different scenarios and applications where Petri Nets are particularly useful in modelling such as state machine, formal languages, multiprocessor systems, dataflow computation, communication protocols, synchronisation control and producers-consumers system with priority [200]. For instance, parallelism can be modelled using Petri Nets as Figure 2.1 illustrates.



Figure 2.1: Modelling Parallelism using Petri Net [200]
The model considers a parallel system that does a certain computation and at some point the parallel system divides the computation into two execution paths. Each execution path is assigned to a single thread and works independently. Once these two executions are done, at some point they get combined together as one system as they were before the split. This parallel behaviour model helps to enhance the process of designing algorithms and analysis for parallel computing systems.

2.2.5 Global State Construction

Parallel and distributed systems concern the consistency of their composed global states out of local states information as they have multiple subsystems running in parallel. This issue has been considered in [32, 33, 34, 35, 36, 37, 167, 274]. Automatic collections of the information is produced from parallel systems in order to construct global state of the whole system.

Borkowski et al. [34, 35, 36, 37] proposed a methodology of organising execution control in parallel and distributed systems which monitor system global states. Automatic collection of information from parallel systems about their local states and subsequently global states are constructed and composed. The global state can then be evaluated and measured in order to fulfil a desired correctness property of parallel and distributed systems. Borkowski [32, 33] sheds light on the importance and effectiveness of parallel and distributed systems by underlying Consistent Global State (CGS) and Strongly Consistent Global State (SCGS) monitoring mechanisms.

Mattern et al. [167] argue that a structure of linear order of time is not always adequate for a distributed system. Subsequently, a generalised non-standard model of time which consists of vectors is proposed. Timestamps and simple clock update mechanism are used to represent a global time consistently. In order to compute a consistent global snapshot of distributed systems, a new algorithm is proposed in this in their work.

Tudruj et al. [274] propose a control infrastructure which is based on synchronisers organised at the processors and threads levels in order to collect local states information for evaluation sake

and produce a consistency model of global state for parallel and distributed systems.

The construction of global state of a system out of local states of subsystems which run in parallel or in distributed model is significant and it enhances the verification process of such systems. Correctness properties of subsystems can be fulfilled and generalised using construction mechanism of global states. The global state's correctness property of the parallel/distributed systems Prop can be constructed from the set of the correctness properties of their subsystems $Prop_i$. This assertion can be expressed formally as follows:

$$\bigwedge_{i=0}^{i=n} Prop_i \supset Prop$$

where *i* represents the identification number *id* of processors or threads assigned to execute subsystems run in parallel or in distributed model. The local correctness property of processor or thread i = 0 is $Prop_0$ and i = n is $Prop_n$, while the global correctness property is Prop.

It can been seen theoretically so far that a construction of global state out of local states for parallel and distributed systems is possible. Therefore, local states correctness properties can infer the correctness property of global state. A practical demonstration of this assertion will be presented later in this thesis.

2.2.6 Parallel Programming Models

The difference between parallel computing models and parallel programming models is that the former concerns designing parallel algorithms and analysing technical aspects, for instance, computing time complexity. Some commonly used parallel computing models for such purposes are PRAM [94], (U)PMH [9], BSP [277] and LogP [67]. These prior parallel computing models will be discussed later in this research. While parallel programming models concern the communication aspects of parallel processors and how they should be programmed. The most important Parallel programming models are Shared Memory and Message Passing due to their wide use

and implementation by modern Application Programming Interfaces (APIs).

2.2.6.1 Shared Memory

Reading and writing to a shared memory using this programming model is asynchronous. Shared memory model is natively useful for multicore systems. Non-deterministic behaviour of parallel processors have to be managed using parallel algorithms for this sake in order to maintain shared memory consistency model. Read and write operations on the same shared memory are possible at any time, and an explicit synchronisation and control mechanisms have to be applied such as monitors, semaphores, atomic operations and mutual exclusion (*mutex*). These synchronisation solutions and shared resources control mechanism enable processors to lock a shared memory in order to get a consistent copy. Once the shared memory is locked, no other processors are allowed to interfere. Constraints on shared memory can be applied in order to guarantee shared memory consistency model [89]:

- All processors/threads must see exactly the same values for a shared memory;
- All processors/threads must see updates to the memory at the same time;
- Only one processor/thread is allowed to write to the shared memory at any given time.

2.2.6.2 Message Passing

Message passing programming model allows processors to communicate asynchronously or synchronously. Processors can send and receive messages containing words of data. Messages might arrive i) very quickly, ii) within a fixed period of time, iii) at some point of time in the future, or iv) possibly never in case errors are encountered. There are various forms where processors can communicate; the most common three mechanisms are:

• Point-to-Point, where the communication occurs only between two processors, the sender and the receiver;

- Broadcast, where the sender sends the message without a certain destination;
- Multicast, where messages can get delivered to subsystems with some restrictions.

Message Passing Interface (MPI) is the standard interface for message passing model. MPI can be used to distribute the work and handle communication in CPU distributed applications.

2.2.6.3 Shared Memory versus Message Passing

It can be seen that the implementation of shared memory is practically less complicated, less time consuming and can be done automatically. On the other hand, the implementation of message passing model is more complicated, time consuming, and has to be done manually by the programmer. Parallel programming models community believes in the fact that shared memory model has superiority over message passing model. Therefore, I will omit the implementation of message passing model in my proposed model for communication aspects. Alternatively, shared memory model will be implemented only.

2.3 Verification Techniques

Verification is a process of checking whether a system under scrutiny is acting accordingly to the contract which has been signed between that system and a set of desired properties to guarantee the correctness criteria. Mainly, the verification process has different techniques such as theorem proving [30], model checking [63], testing [40, 202], and runtime verification [150, 151] as Figure 2.2 illustrates.

Theorem proving is a correctness of programs using mathematics proof to deliver correctness of a theorem, and it is primarily applied manually. Model checking is an automatic verification, and it checks all the possible states of finite systems which lead to states explosion. Testing can be classified as incomplete verification techniques for checking correctness. However, runtime verification complements between some of these verification techniques such as model checking and testing. Runtime verification monitors system behaviour only at runtime which avoids

having state explosion.

These verification techniques are subject to some factors such as the availability of formal model for model checking and confidence strength or weakness in favour for theorem proving over testing. In comparison, runtime verification technique is considered a lightweight verification technique. Verification techniques such as model checking and testing can get complemented by runtime verification. Due to the nature of such verification technique, it occurs at runtime and only explores states which are being executed. This characteristic merits runtime verification over model checking and testing throughout the absence of states explosion of model checking and incompleteness of testing technique.



Figure 2.2: Verification Techniques

2.4 Runtime Verification

Static verification techniques assume that designed models are completely explorable in order to deliver correctness of these models. The assumption of the ability to access and explore such models is not reasonable. Therefore, verification techniques must offer runtime verification techniques. The states of systems under scrutiny are then generated and collected in order to do the

analysis of their behaviour and make the judgement accordingly. Runtime verification technique complements static verification techniques [177]. The term correctness is defined as follows [29]:

Definition 4 "In computing systems, correctness refers to the assertion that a system satisfies its specification."

Runtime verification checks whether the execution of a system complies with the correctness criteria involved within the process of system design to meet a set of desired properties such as safety, liveness, and projected time.

Runtime verification has the ability to handle inadequacy of information being executed because it is intended to observe the executed information only and provides a property check against the correctness specification that is already prescribed formally and internally within the runtime verifier. A runtime verifier should not infer the execution of what is being executed so far; in other words, it should not enforce an execution of a certain instance of a system under scrutiny if it is not yet reached. Alternatively, it only detects the violation of the correctness criteria and checks whether the prescription of the system is being respected especially for on-the-fly applications [177].

When a variation between the required behaviour and the observed behaviour of the system under scrutiny occurs, it is called a system failure. In case the expected behaviour and the current behaviour of a system under scrutiny are not matched, it is called fault. When a human makes a mistake, it is called an error. Potentially, a failure can be caused due to a fault; similarly, a fault can be caused due to a mistake.

According to IEEE [2], verification concerns the techniques which are intended to show a system satisfaction with its specification. Verification techniques such as theorem proving [30], model checking [63], and testing [40, 202] are considered traditional verification techniques. Runtime verification is introduced as a new direction within the field of verification techniques.

Definition 5 *"Runtime Verification is the discipline of computer science that deals with the study, development, and application of those verification techniques that allow checking whether a run of a system under scrutiny satisfies or violates a given correctness property [151]."*

Runtime verification [65, 216, 103] uses a device called monitor which checks at runtime the satisfaction or the violation of the execution of system under scrutiny against a correctness temporal property. The traditional verification techniques such as theorem proving, model checking, and testing are complemented by runtime verification.

Runtime verification does not influence or interfere with the execution of a system under scrutiny in case a correctness property is violated; instead, it only deals with the detection of either violation or satisfaction of correctness property.

2.4.1 Monitors

The only concern for runtime verification is whether the run of a system Sys is satisfied against a correctness property φ . A monitor is intended to check whether the execution of a system Syssatisfies a correctness property φ . When a correctness property φ is met, a truth value is dispatched. Formally, a set of valid executions $[\![\varphi]\!]$ is given by property φ , and runtime verification checks whether the execution of Sys belongs to a set of valid executions $[\![\varphi]\!]$ [151].

Definition 6 *"Monitor is a device that reads a finite trace and yields a certain verdict [151]."*

A verdict being yield is a truth value which belongs to a truth domain $\mathbb{B} = [[true, false]]$ or alternatively it might have this form $\mathbb{B} = [[0, 1]]$. The truth value true or 1 denotes that a correctness property φ is satisfied; otherwise, a correctness property φ is violated [151].

2.4.2 Taxonomy

Runtime verification has brought different contributions into the verification techniques field. Aspects of runtime verification are systematically presented as Figure 2.3 illustrates. The aspects are Trace, Monitoring, Stage, Integration, Interference, Steering, and Application Area [151].



Figure 2.3: Taxonomy of Runtime Verification [151]

TRACE: Runtime verification has the ability to work on *i*) finite (terminated), *ii*) finite but continuously expanding, or *iii*) on prefixes of infinite traces. In regards to finite but continuously expanding and infinite traces, impartiality and anticipation should be taken into the monitor's account. Impartiality implies that judgement should not be made of a finite trace in case there is an infinite continuation trace which might lead to a different verdict. Anticipation implies that a judgement should be made if an infinite continuation of a finite trace has the same verdict value.

MONITORING: Runtime verification has different interests or concerns in terms of what is being monitored. For instance, a system may get checked in terms of the input or output behaviour. Moreover, a system may get checked in terms of sequence of states, or in terms of sequence of events being executed.

STAGE: Online monitoring occurs when a current execution of a system is being checked by a monitor. Offline monitoring occurs when the execution of a system being checked is recorded.

INTEGRATION: Inline monitoring occurs when a monitoring code is interwoven with the code of a program to check. If the monitoring code is used to externally check a program under inspection, then the monitoring is outlined.

INTERFERENCE: Invasive monitoring interferes with the system being checked, while noninvasive monitoring does not interfere with the system being checked.

STEERING: When a monitor only observes the program execution and reports program failures, then it is called passive monitoring. When the monitor is used to steer the program execution, it is called active monitoring.

APPLICATION AREA: Runtime verification serves different application and purposes. It might be used to check safety or security conditions. It can also be used to collect information of the system being executed for performance evaluation purposes.

2.4.3 Runtime Verification versus Model Checking

Model checking determines whether all computations of a given model \mathcal{M} satisfies a correctness property φ . Model checking can be considered an automatic verification technique which can handle finite state systems. In automata theoretic approach [279], a transformation of correctness property φ to an automaton $\mathcal{M}_{\neg\varphi}$ which accepts a violation of a correctness property φ . The automaton $\mathcal{M}_{\neg\varphi}$ is run in parallel to a model \mathcal{M} in order to check whether \mathcal{M} is violating a correctness property φ . Similarly, runtime verification has to generate the monitor as the model checking has to generate an automaton. However, there are differences between them:

- Model checking examines all possible executions of a given model of a system *M* whether the executions of the model *M* satisfies a correctness property *φ*. However, runtime checks only the execution of a model *M* at runtime whether this runtime execution satisfies a correctness property *φ*.
- Model checking considers infinite traces, while in runtime verification only finite executions are considered.
- As a consequence of considering infinite traces by model checking, the state explosion problem is encountered. On the other hand, a single run of a system does not cause this problem.

2.4.4 Runtime Verification versus Testing

As stated above, runtime verification does not check the whole possible execution of a system under scrutiny; instead, it just checks the single execution of a system. This characteristic makes runtime verification and testing both incomplete verification techniques.

Testing receives finite input-output sequences which form what is called test suite [217]. Then the checking process takes place whether the actual output and the expected ones are met or not. Another form of testing which is relatively closer to runtime verification is called oracle-

based testing. The difference between this test and the former one is that the test suite is only formed by input sequences. Then an oracle-based test has to be designed and attached to the system being tested to make sure that the output is anticipated. Runtime verification can be seen from this angle; however, there are differences between these verification techniques:

- In testing, more precisely oracle-based test, an oracle is defined directly rather than getting it from a generation of high-level specification.
- In testing, in order to test a system exhaustively, input sequences have to be provided. In contrary, this is considered internally within a domain of runtime verification.

Therefore, runtime verification can be considered a passive form of testing in addition to the fact that runtime verification tests forever which makes it complete.

2.4.5 The Use of Runtime Verification

The model checking and theorem proving reflect the most important aspects of the implementation via a model check and analysis to make sure the implementation meets the correctness property. However, the implementation, due to the environment surrounding the system under scrutiny, might behave differently from what is being predicted by the model. Runtime verification is then used to overcome this obstacle via a runtime check of the actual execution of a system under scrutiny and find out whether a correctness property is satisfied. Therefore, runtime verification in this case can be considered as a partner to model checking and theorem proving [151].

There are cases where some information of a system under scrutiny can only be available at runtime and can not be explored using other verification techniques. The information of a system is not only available at runtime. However, this information is checked out at runtime because it is more convenient than checking it using different verification techniques, due to the nature of the system under scrutiny [151].

The environment influences the behaviour of a system being executing; therefore, the environment of a system under scrutiny matters. Model checking and theorem proving make assumptions on the the behaviour of a system within a certain environment. However, the assumptions made by model checking or theorem proving is inadequate. Therefore, runtime verification performs a formal correctness of these assumptions [151].

For critical systems security and safety aspects, it might be beneficial to monitor a system which has already been checked to make sure it adheres to the correctness property that is already met. In this case, runtime verification can be considered as a partner to model checking, theorem proving, and testing [151].

Due to the critical role of runtime verification and its partnership with other verification techniques, runtime verification is worthy to be considered a major verification techniques and be a fundamental component of the architecture of system designs.

2.4.6 Existing Runtime Verification Frameworks

Martin Leucker visited in [150] the considered existing runtime verification frameworks. Some of these frameworks are considered major players in the field such as EAGLE, J-LO, Larva, LogScope and LoLa.

2.4.6.1 EAGLE

EAGLE [23] is a rule-based framework intended to define and implement finite trace monitoring logics, such as future and past time temporal logic, extended regular expressions, real-time logics, interval logics, and forms of quantified temporal logics. EAGLE's novel techniques for rule definition, manipulation and execution are implemented as a Java library. Monitoring mechanism follows a state-by-state basis, without storing a trace of the execution.

2.4.6.2 J-LO

J-LO [263] is a runtime verification framework for Java programs. The specification of properties can be formally expressed in Linear-time Temporal Logic (LTL) over AspectJ pointcuts. The

automaton-based approach where transitions can be triggered via aspects is used to check these properties expressed in LTL at runtime. As AspectJ is working on the bytecode level, Java source code is unnecessary.

2.4.6.3 LARVA

LARVA [66] is a runtime verification framework and is considered a lightweight approach to guarantee properties of Java programs including real-time properties. LARVA enables properties to be expressed in formal notations such as timed-automated, Lustre and a subset of the duration calculus. The tool has been used as a case study for industrial systems, and it has been successfully working. At the analysis level of real-time properties, LARVA performs as well as calculates memory and temporal overheads caused by monitoring process. The tool is also used in order to assess the consequences caused by the process of monitoring such as slowing down a system in order to satisfy the desired properties of a system.

2.4.6.4 LogScope

LogScope [25] is a Python framework that allows to check logs for conformance to a specification and to learn patterns from logs. LogScope architecture divides its functionality into LogMaker tool and a core LogScope module. The latter checks logs and learns specifications. LogScope is developed by and dedicated to NASA's Mars Science Laboratory Mission (MSL). A list of events is generated by LogMaker and after a communication channel is opened to MSL's SQL-based ground software. LogScope receives two arguments i) a log generated by LogMaker, and ii) a specification. The specification language offers an expressive rule-based language, which supports state machine, a higher-level pattern language, which is then translated into a more expressive rule-based language in order to perform the monitoring process. Logging systems events can be used as a basis for automated evaluation of log files against requirements.

2.4.6.5 LoLa

LoLa [69] is a specification language and algorithms for online and offline monitoring of synchronous systems such as circuits and embedded systems. Despite the simplicity of the specification language, it is elegantly expressive. It can be used to not only describe correctness property but also detect failure by using assertions, so a measurement of interesting statistics can be used for system profiling and coverage analysis. The language has been used for monitoring industrial systems such as Peripheral Component Interconnect (PCI) bus protocol and memory controller. The outcomes prove that the specification language is sufficiently expressive in such systems and applications.

2.5 Formal Methods-Based Tools for Parallel Systems

Verification techniques for parallel systems require formal-methods based tools which use mathematical concepts such as formal semantics, formal specification, and formal verification to check the desired correctness property of such systems. The most common correctness properties of the execution of parallel systems is concurrency errors such as data races, deadlocks, livelocks, atomicity violation. Formal-methods based techniques are applied such as deductive verification (theorem proving), model checking, static program analysis, and runtime verification. As I discussed in the previous sections, 2.4.3, 2.4.4, & 2.4.6, that runtime verification complements other verification techniques such as theorem proving, model checking, and testing; thus, my interest in this research is a runtime verification due to the discussion above and the reasons listed in the previous sections.

The evaluation of my approach, runtime verification of parallel systems, focuses on the following criteria: [199]

• SOUNDNESS: A verification technique is considered sound when the check results are valid with respect to the semantics of the programming language, or simply when none of the errors of an execution of a system is missed.

- COMPLETENESS: A verification technique is considered complete when it omits the production of false positives because each detected error requires an investigation which implies a human intervention.
- MODULARITY: A verification technique is considered modular when it has the ability to deduce the correctness of the whole system from the correctness of its independent components. Modularity allows to analyse and check parallel systems.
- AUTOMATION: A verification technique is considered automatic when it requires no human intervention. A verification technique might be considered highly automatic if it requires little human intervention. Human intervention includes, for instance, providing system specification to be checked.
- EFFICIENCY: A verification technique is considered efficient when it has the ability to check large systems in short amount of time and space.

2.6 Temporal Logic

According to Konur [139], Temporal logics are formal frameworks which describe statements whose truth values change over time. In comparison with classical logics, temporal logics characterise the change of states over time where classical logics do not include time constraints. The introduction of time characteristics in temporal logics makes it richer than classical logics.

Temporal logics have been widely used for more than two decades in the field of various systems specifications, such as real-time systems and control systems (sequential or parallel manners). Temporal logics use mathematical notation in order to deliver formal analysis and model for systems. Temporal logics have been applied in industrial application and academic disciplines [139].

Temporal logics are introduced in order to solve specific problems that cannot be completely solved using different logics either due to the expressiveness or complexity issues. Expressive-

ness and complexity are the main trade-off concerning temporal logics. The use of temporal logics is subjected to these trade-offs; some applications prefer expressiveness over complexity, while other applications prefer the complex over expressiveness [28].

The classification of temporal logics can be based on various dimensions such as propositional versus first-order logic, point-based versus interval-based, linear versus branching, and discrete versus continues [28, 83, 281]. In the next section, I discuss why interval-based temporal logics is more expressive than point-based temporal logics. I omit the discussion of other dimensions which temporal logics can be based on due to the fact that I adopt Interval Temporal Logic (ITL) [51] as a formal methods-based framework for my research; therefore, I discuss only this dimension to justify my selection of Interval Temporal Logic (ITL) over other temporal logics.

2.6.1 Point-Based versus Interval-Based Structure of Temporal Logics

Modelling time in temporal logics has two structures, either point-based structure or intervalbased structure. Different modal operators are used to describe different temporal relationships. Some temporal logics use modal operators to express quantification over time. However, pointbased temporal logics tend to be difficult to express relationships between intervals [86].

Point-based temporal logics such as Linear Temporal Logic (LTL) [214], Computational Tree Logic (CTL) [62, 84, 145] are used formulas to specify desired properties. These logics are suitable to model computation states and their relationships. however, they are not suitable to model a computation stretches such as actions with durations, accomplishment, and temporal aggregations. Interval-based logics can overcome these limitations of point-based logics via the consideration of time as intervals not points [178].

Interval Temporal Logics (ITLs) are temporal logics which are intended to reason about periods of time (intervals). The representation formalisms of time as intervals are more expressive than formalisms as points. Interval-based logics enrich representation formalisms more than point-based logics. This enrichment allows interval-based logics to be used to model real-time systems behaviour [139].

Expressiveness of interval temporal logics enables them to express a relationship between events modelled using intervals. The syntax of interval temporal logics [237, 238, 193, 144, 169, 221, 110] is simpler and neater than point-based logics. The syntax of interval temporal logics enables them to provide high level abstraction in order to model systems. Therefore, interval temporal logics formulas are more comprehensive than point-based logic formulas.

Table 2.2: LTL vs CTL vs ITL

Logic	Logic Order	Fund. Entity	Temporal Structure
LTL	Propositional	Point	Linear
CTL	Propositional	Point	Branching
ITL	First-order	Interval	Linear

Table 2.2 compares point-based logics such as Linear Temporal Logic (LTL) [214] and Computational Tree Logic (CTL) [62, 84, 145] with interval-based logics such as Interval Temporal Logic (ITL) [193]. The main criteria of comparison is the representation of time in either points or intervals form.

2.6.2 Interval Temporal Logic (ITL)

Interval Temporal Logic (ITL) is a flexible notation for both propositional and first-order reasoning about periods of time found in descriptions of hardware and software systems [51]. Interval Temporal Logic (ITL) can handle sequential and parallel compositions, and it has a powerful and extensible specification and proof techniques in order to reason about properties such as safety, liveness and projected time [194]. ITL has the ability to express timing constraints and most imperative programming constructs as well can be expressed as formulas in an executable modified version of ITL called Tempura [47]. Tempura is an executable subset of ITL, and it provides an execution framework for ITL specifications to shift a system from abstract specification to

concrete implementation. In addition, ITL and its mature executable subset Tempura [182] have been extensively used to specify and model the properties of real-time systems where the primitive circuits are directly represented by a set of temporal formulae. Tempura has been applied variously to simulate hardware design and other areas where timing is crucially important.

2.6.2.1 Syntax

The key notion of ITL is an *interval*. An interval σ is considered to be a (in)finite sequence of states σ_0 , σ_1 ..., where a state σ_i is a mapping from the set of variables Var to the set of values Val. The length $|\sigma|$ of an interval $\sigma_0 \dots \sigma_n$ is equal to n (one less than the number of states in the interval (this has always been a convention in ITL), for instance, a one state interval has length zero [51]. The syntax of ITL is defined in Table 2.3, where:

z is an integer value,

a is a static integer variable (doesn't change within an interval),

A is a state integer variable (can change within an interval),

v a static or state integer variable,

g is a integer function symbol,

q is a static Boolean variable (doesn't change within an interval),

Q is a state Boolean variable (can change within an interval),

h is a predicate symbol.

Table 2.3: Syntax of ITL

2.6.2.2 Informal Semantics

The informal semantics of the most interesting constructs are as follows: [51]

- $\bigcirc A$: if interval is non-empty then the value of A in the next state of that interval else an arbitrary value.
- fin A: if interval is finite, then the value of A in the last state of that interval else an arbitrary value.
- skip unit interval (length 1).

skip;X=1	•	•	•	•	
(O X=1)	X: 2	1	2	4	
finite;X≠1	•	•	•	•	•
(⊘X≠1)	X: 1	1	4	1	1
¬(finite;X≠	1) ●	•	•	•	
(□X=1)	X: 1	1	1	1	

Figure 2.4: Some Sample of ITL Formulae [51]

• f_1 ; f_2 holds if the interval can be decomposed ("chopped") into a prefix and suffix interval, such that f_1 holds over the prefix and f_2 over the suffix, or if the interval is infinite and f_1 holds for that interval.



Figure 2.5: Chop

f* holds if the interval is decomposable into a finite number of intervals such that for each
of them f holds, or the interval is infinite and can be decomposed into an infinite number
of finite intervals for which f holds.



Figure 2.6: Chop Star

2.6.2.3 Justification for Choosing Interval Temporal Logic (ITL)

The characteristics of Interval Temporal Logic (ITL) induced its choice. These characteristics are presented as follows [299]:

- ITL is a flexible notation for both propositional and first-order reasoning about periods of time found in descriptions of hardware and software systems.
- Unlike most temporal logics, ITL can handle both sequential and parallel composition and offer powerful and extensible specification and proof techniques for reasoning about properties involving safety, liveness and time.
- Tempura, the executable subset of ITL, provides an executable framework for developing, analysing and experimenting with suitable ITL specifications [182].
- Modular and reusable tempura test suites can be developed.
- Several specifications can be compared over a range of test data.
- The use of specialised theorem provers and model checkers can be postponed until after a preliminary runtime consistency check of candidate specifications and proofs.
- In contrast to model checking, execution can be used to check theorems that are not decidable.

- ITL and Tempura both improve through the increased feedback between theory and practice. Particular benefits are:
 - The discovery of further executable assumptions and commitments specifications
 - The development of more and better compositional proof techniques
- Interval Temporal Logic serves as the single unifying logical and computational formalisation at all stages of analysis.
- ITL has a complete axiomatic system [197].
- In addition, Cau and Zedan [47] have provided a refinement calculus for ITL that can "translate" an ITL formula into an executable code.

2.7 Related Work

A review of the literature has led to a drawback of Interval Temporal Logic (ITL) which is the lack of memory model. Therefore, related suggested memory models such as Framing Variable and Transactional Memory (TM) are investigated in this section in order to diagnose the situation and avoid being trapped by such a limitation.

2.7.1 Memory Models for Interval Temporal Logic (ITL)

One of the most critical issues within the field of parallelism and concurrency of real-time systems is the access to the common shared resource (memory). Due to the importance of this issue, I review some of related work approaches which have been done in order to overcome obstacles which might be encountered in this field. More precisely, approaches such as Framing Variables, and Transactional Memory.

2.7.1.1 Framing Variables

Framed variables remain unchanged at a state, or over an interval, when no assignment is encountered at that state, or over the interval. Framing Variables is defined as follows [295]:

Definition 7 *"Framing a variable* x *means that the variable* x *always keeps its old value over an interval if no assignment to* x *is encountered."*

In temporal logics, no value inherited from a previous state. Alternatively, if a value is needed to be inherited, a repeated assignment of the value should take place at every state. To inherit a value during an interval, I use a formula for each relevant variable such as *stable*(x). The repeatability of such assignments affects the efficiency of the program and makes it tedious [190, 295]. The application of such a mechanism [196] makes the specification implicit and neat.

The study of framing variables in ITL [190] is initiated by Hale [107]. An investigation of framing variables has also been done by Duan [295]. Projection Temporal Logic (PTL) is an ITL extension with operators for temporal granularities and framing [78, 295]. Subsequently, an executable subset of PTL called Framed Tempura is introduced [295]. Framed Tempura has new operations such as projection operator *prj*, synchronous communication *await*, and framing operator *frame* [295].

However, there are cases where an explicit statement has to be made upon a variable that does not change. Whenever a memory cell has to be updated, it will be a very costly operation. This is called the framing problem. As a solution to this problem is an increase of the speed of the simulator. Instead of updating m memory cells m times, only one statement is needed [49].

2.7.1.2 Transactional Memory

There four attributes which define the transaction notion are Atomicity, Consistency, Isolation, Durability or what is known for short as ACID. Transactional Memory (TM) is defined as follows [82]:

Definition 8 "Transactional Memory (TM) is a promising lock-free technique that enables parts of a program to execute with atomicity and isolation, without regard to other concurrently executing tasks. TM allows programs to read and modify disparate primary memory locations atomically as a single operation."

Atomicity ensures either a commitment of the operations in a transaction completely or abortion of all the operations and leaving no evidence behind [82].

Consistency ensures that the data in the memory is consistent with its corresponding state. Only successful transactions commit their data and permanently store them; otherwise, the old data is restored. Isolation ensures that an execution of a transaction does not affect other concurrent transactions. In other words, the result of these concurrent executions has to be equivalent like they were executed sequentially. Durability ensures storing the modified data of a successful transaction on a durable media such as a disk.

Transactional Memory (TM) is relatively easy to use, and it does not need locks, as it is lock-free which avoids the occurrence of deadlocks scenario. The performance is boosted due to the increase of parallelism level. However, its application is limited and the debugging is difficult to place a breakpoint within the transaction.

El-kustaban [82] [80] has formalised Transactional Memory (TM) in Interval Temporal Logic (ITL) and verified it using Tempura/AnaTempura. There are still aspects such as nested transactions and mechanisms of updating the memory which should be imported to provable abstract TM.

It is challenging to control parallel systems accessing shared resource in order to guarantee correctness property such as consistency of shared resource. In order to avoid having access conflicts, a synchronisation mechanism has to be applied. Techniques have been used to apply synchronisation mechanism such as lock-based, lock-free and wait-free.

Lock-free and wait-free avoid using locks which could cause deadlock. However, they are complex to implement. More precisely, as Transactional Memory (TM) is a lock-free technique, it avoids lock-based problems and offers high-level abstract parallel programming models. However, even though the claim made by Transactional Memory (TM) research community that programming with Transactional Memory (TM) is easier than alternatives such as locks, but evidence is scant [228]. A study was made [228] in which 147 undergraduate students in an op-

erating systems course implemented the same programs using coarse-grain and fine-grain locks, monitors, and Transactional Memory. A survey was made on the students after the assignment and their code was examined to determine the types and frequency of the programming errors for each synchronisation technique. The evaluation shows that students found Transactional Memory (TM) harder to use than coarse-grain locks, but slightly easier to use than fine-grained locks.

More reasons why Transactional Memory (TM) is not sufficient enough are space overhead and latency. Transactional Memory (TM) requires significant amounts of global and per-thread meta-data. Transactional Memory (TM) has high single-thread latency, usually two times compared to lock-based technique [68]. Generally speaking, Mutual Exclusion (*mutex*) locks limit concurrency but offers single-thread latency, whereas, Transactional Memory (TM) has higher latency but scales well [68].

2.7.2 Meltdown and Spectre

Meltdown [156] and Spectre [138] are hardware vulnerabilities in modern computers leak passwords and sensitive data. Meltdown and Spectre take advantage of modern processors critical vulnerabilities. As a consequent of these hardware vulnerabilities, programs get permissions to steal data that has been processed on the computer. Although reading data of programs from other programs is not permitted, a malicious program takes advantage of Meltdown and Spectre to get hold of sensitive personal information stored in the memory of other running programs. Stolen information might be passwords, personal photos, emails, bank card details, etc. Meltdown and Spectre might hit personal computers, mobile devices, and cloud servers. Hitting cloud providers' infrastructure might cause a steal of data from other customers.

Meltdown breaks the most fundamental isolation between user applications and the operating system. Consequently, programs are allowed to access the memory of other programs and the operating system. Spectre breaks the isolation between different applications. Consequently, error-free programs get tricked by an attacker to leak their secrets. Spectre is harder to exploit

than Meltdown, but it is also harder to mitigate. For more information about Meltdown and Spectre, I refer the reader to [156, 138].

These hardware vulnerabilities, Meltdown and Spectre, are my motive of choosing a case study of cache controller of cache memory and its implication on the main memory with respect to their correctness. The case study demonstrates a correctness of such critical systems and parallel architectures such as multicore architecture to deliver modular, sound, complete, automatic, and an efficient model of the proposed computational model.

2.8 Summary

In this chapter a comprehensive background about the research topic is given. Verification techniques is presented and a trade-offs between these techniques is discussed. Runtime verification has been chosen to serve the proposed approach due to specific reasons which have been presented as well. Interval Temporal Logic (ITL) has been chosen to be a formal methods-based framework for the approach due to various reasons. Related works concerning memory models are discussed in addition to hardware vulnerabilities, namely, Meltdown and Spectre.

Chapter 3

Computational Model

Objectives:

- To introduce the Parallel Runtime Verification Framework (PRVF) Model
- To highlight the Communication Mechanisms, Concurrency Forms, and Execution Modes
- To produce Novel Algorithms and establish a Theoretical Ground
- To describe the Components of the Model
- To demonstrate the Capabilities of the Model

3.1 Introduction

In this chapter, the computational model, namely, Parallel Runtime Verification Framework (PRVF) is introduced. A comprehensive description of the main components of PRVF and their functions is given. The framework has two levels which are global level and locals level; and it has three phases which are Generation Phase, Locals Verification & Assertion Phase, and Global Verification Phase. I describe the possible communication models and concurrency forms that the proposed framework is intended to handle. Then a description of these levels and phases of the proposed framework is given. Novel algorithms are invented, described, validated, and implemented in order to establish a theoretical ground for Parallel Runtime Verification Framework (PRVF) model.

3.2 Computational Model

Parallel Runtime Verification Framework (PRVF) is a generic model which is intended to handle several parallel computing characteristics such as concurrency forms, communication models, and execution modes. Concurrency forms might be true or interleaving. Communication models might use shared-variable or message-passing based approach. Execution modes might follow either synchronous or asynchronous mechanism. Therefore, I introduce a framework that can handle both concurrency forms, true concurrency and interleaving concurrency, associated with either shared-variable or message-passing based approach for (a)synchronous communication links. Synchronous communication links are called *Channels*, while asynchronous communication links are called *Shunts* [47]. Later in this chapter, a comprehensive description of *Channels* and *Shunts* constructs is given.

3.2.1 Message-Passing based Communication

Message-passing based is a model of communication between parallel systems via sending and receiving to/from other systems. Predicates such as *send* and *receive* are used to perform com-

CHAPTER 3. COMPUTATIONAL MODEL

munication between systems. A message being sent may either arrive or never arrive due to system failure. In case a system fails, there shall be a *timeout* option to avoid waiting forever. There are forms of message-passing communication in terms of the sender and the receiver such as the following:

- **Point-to-Point:** It is where a message is sent from one sender to one receiver.
- **Broadcast:** It is where a sender dispatches the message without knowing information about the receivers, such as names and addresses of the recipients.
- **Multicast:** It is where a sender is allowed to broadcast not only to receivers, but also to subset of all possible receivers without knowing the names or addresses of the receivers and their subsets.

3.2.1.1 Related Work

Cau and Zedan [47] extended Interval Temporal Logic (ITL) to include modularity, resources, and explicit communications. This extension [47] allows synchronous, asynchronous and shared-variable concurrency to be explicitly expressed. The developed model in [47] uses the shared-variable approach to model message-passing in Interval Temporal Logic (ITL). The constructs Channels and Shunts are modelled. *Channels* are synchronous communication links, while *Shunts* are asynchronous communication links.

The proposed computational model in [47] is closely related to a wide-spectrum language called Temporal Agent Model (TAM) [236]. Temporal Agent Model (TAM) can express both functional and timing properties in either abstract or concrete levels. However, Cau and Zedan [47] introduced timed-communication, timeout, and resource allocation constructs in Interval Temporal Logic (ITL) semantics because the original TAM semantics is not accessible enough. In addition to *Channels* and *Shunts* constructs, timing constraints, such as *delay* and *timeout*, resource allocation, and shunts' multiplexer called *Funnel* are modelled in Cau and Zedan computational model [47].

3.2.1.2 Execution Modes

To discover *Channels* and *Shunts* constructs, modes of execution, such as (a)synchronous, have to be illustrated first. *Synchronous* execution enforces parallel systems to start and finish their execution at the same clock as Figure 3.1 illustrates, while *asynchronous* execution allows systems run in parallel to start and finish their execution at different clocks as Figure 3.2 illustrates where Sys_1 and Sys_2 represent any system running in parallel; σ_n represents the state number.



Figure 3.1: Synchronous Execution of Parallel Systems Sys_1 and Sys_2



Figure 3.2: Asynchronous Execution of Parallel Systems Sys_1 and Sys_2

3.2.1.3 Channel Communication

The variables $C \in Chan$ are the representation of channels whose values are triples (wtr, wtw, v) where:

• *wtr* is a boolean value and its value indicates whether the system is willing to accept(read) a message from that channel.

- *wtw* is a boolean value and its value indicates whether the system is willing to send(write) a message to that channel.
- When wtr and wtw are both true, v stands for the value currently in channel C.

To introduce a channel C, channel $C \in P$ is used. To send a value of expression e over the channel C and denotes an output which has been sent we use C!e. To receive a value over the channel C and store it in x and denotes it as an input we use C?x:

channel C in $P \cong \exists C \cdot P$ $C? \cong \Pi_1(C) = true$ $C! \cong \Pi_2(C) = true$ $C.x \cong \Pi_3(C) = x \land C? \land C!$ $C!e \cong (\neg C? \land C! \land stable(C); skip) \lor empty; C.e$ $C?x \cong (\neg C! \land C? \land stable(C); skip) \lor empty; C.x$

The projection function Π_1 gives the "willing to read" value, while the projection function Π_2 gives the "willing to write" value. The projection function Π_3 has the actual value in the channel. The notations $C!_d e(C?_d x)$ formally describes that an agent is willing to perform the communication at time d where $d \in TIME$. However, in case the environment fails to react promptly, the system will be on hold forever:

 $C!_{d}e \stackrel{\widehat{=}}{=} C!e \land (\mathbf{finite} \supset len = d)$ $C?_{d}e \stackrel{\widehat{=}}{=} C!x \land (\mathbf{finite} \supset len = d)$

3.2.1.4 Shunt Communication

The tuples (t, v) represent the values of the shunt s variables, where t is a stamp and v is the written value. To introduce a shunt s, **shunt** s in P is used. To denote the written value v to shunt s, I used **write**(v, s). To read the stored value in shunt s, I used **read**(s). To give the stamp of shunt s, I used \sqrt{s} :

 $\sqrt{s} \,\widehat{=}\, \Pi_1(s)$ shunt s in $P \,\widehat{=}\, \exists s \, \cdot \sqrt{s} = 0 \wedge P$ write $(v, s) \,\widehat{=}\, \mathbf{skip} \, \wedge \, \bigcirc s = (\sqrt{s} + 1, v)$ read $(s) \,\widehat{=}\, \Pi_2(s)$

The projection function Π_1 gives the stamp while the projection function Π_2 gives the value stored in shunt s. The notation $\operatorname{write}_d(v, s)$ formally describes an agent that writes to shunt s the value v at time d where $d \in Time - \{0\}$:

$$\mathbf{write}_d(v,s) \ \widehat{=} \ len = 1-1; \ \mathbf{skip} \ \land \ \bigcirc s = (\sqrt{s}+1,v)$$

In case the agent $write_d(v, s)$ is required to stay stable except of the last state of the interval, the agent $pwrite_d(v, s)$ takes over as follows:

$$\mathbf{pwrite}_d(v,s) \stackrel{\frown}{=} \mathbf{write}_d(v,s) \land \mathbf{padded}(s)$$
$$\mathbf{padded}(s) \stackrel{\frown}{=} (\mathbf{stable}(s); \mathbf{skip}) \lor \mathbf{empty}$$

where padded(s) is a padded expression, and it has been formally defined in Interval Temporal Logic (ITL) as shown the above formula.

3.2.1.5 Delay and Timeout

The notation \mathbf{delay}_d formally describes an agent that sets on hold at first for d time units, where $d \in TIME \cup \{\infty\}$, and then it gets terminated without updating the global variables:

$$\mathbf{delay}_d \,\,\widehat{=}\,\, len = d$$

The notation $P \leq_d Q$ formally describes an agent behaviour such as P if P is executed within d time units, otherwise agent Q takes over the execution:

 $P \trianglelefteq_d Q \cong \text{ if } (P \supset \text{finite} \land len \leqslant d) \text{ then } P \text{ else } Q$

3.2.1.6 Resource Allocation

The v units of resource res can be requested via the agent request(v, res). The agent waits for v units in case they are not available [47]. The agent release(v, res) is used to release v units of the resource res:

 $\begin{aligned} \mathbf{request}(v,s) \ \widehat{=} \ \ \mathbf{if} \ res \ \geqslant \ v \ \mathbf{then} \ res \ \coloneqq res - v \ \mathbf{else} \ \bigcirc (\mathbf{request}(v,res)) \\ \mathbf{release}(v,s) \ \widehat{=} \ \bigcirc res = res + v \end{aligned}$

3.2.1.7 The Funnel

A restricted form of multiplexing on shunts can be performed using the agent called funnel. The syntax of the agent funnel is $s_i \rightsquigarrow_I s_{out}$ describes the connection of shunts s_i , which is indexed by *i*, to the shunts s_{out} . When a write operation occurs in shunts s_j where $j \in I$ then shunts s_{out} must have a write operation at the same time. Shunts s_i and s_{out} stay stable if no write operation

occurs. The funnel becomes false when two different values are written to shunts s_i and s_j at the same time:

$$\begin{split} s_i & \rightsquigarrow_I s_v \ \widehat{=} \ (\bigwedge_{i \in I} \ \mathbf{stable}(s_i) \land \mathbf{stable}(s_{out})) \lor \\ ((\bigvee_{i \in I} \ \mathbf{stable}(s_i) ; \ \mathbf{skip} \land \sqrt{s_i} \coloneqq \sqrt{s_i} + 1) \land \\ \exists v, t \ \cdot \ len = t \land \\ ((\bigwedge_{i \in I} \ \mathbf{stable}(s_i) ; \ \mathbf{skip} \land \sqrt{s_i} \coloneqq \sqrt{s_i} + 1 \supset fin(\mathbf{read}(s_i)) = v) \land \\ \mathbf{pwrite}_t(v, s_{out})) \end{split}$$

According to Cau and Zedan [47], the funnel allows to execute agents concurrently to the same shunt with making the assumption of no conflict is occurring. As an agent may perform reading and writing to shunts, it requires at least two time units to update the stamp.

3.2.2 Shared-Variable based Communication

Shared-variable is a model of communication between parallel systems that share a variable. All systems can read and write to the variable whenever they need to. There are constraints on shared-variable model to ensure consistency of the value of shared variable among all systems that share it:

- All parallel systems can read the consistent value of the shared variable at the same time (Concurrent Read CR).
- Only one system can write to the shared variable at a time (Exclusive Write EW). Mutual Exclusion mechanism is applied to ensure this constraint. For instance, if Sys_1 needs to write to a shared variable Data, a lock-based solution is used to enforce a Mutual Exclusion synchronisation mechanism on a shared variable as the following:

Lock(Data); Data = x; Unlock(Data);

Only one system, for instance Sys_1 , is allowed to write the value x to a shared variable Data at a time. The above two constraints use one model of the Parallel Random Access Machine (PRAM) models, which is a Concurrent Read Exclusive Write (CREW) [275].

3.2.3 True Concurrency

True concurrency form allows the parallel systems to be independently executed at the same time. If parallel systems share a variable, then a synchronisation mechanism such as mutual exclusion has to be applied to ensure a consistent value of a shared variable. Figure 3.3 illustrates this form of concurrency where Sys_1 and Sys_2 represent any system running in parallel, and σ_n represents the state number. A global state construction for parallel systems which run in true concurrency is defined in Definition 9 and illustrated in Figure 3.4.



Figure 3.3: Parallel Composition of Sys_1 and Sys_2 (True Concurrency)

Definition 9 Global State Construction (True Concurrency): The locals state numbers i and j of parallel systems, Sys_1 and Sys_2 , which run by the local processors n and m respectively are equivalent, while the global state number of the composed systems, Sys_1 and Sys_2 , which run by the global processor g is k; k is the sum of the locals state numbers divided by x, the number of available processors, as follows:

$$\sigma_i^n \parallel_T \sigma_j^m \equiv \sigma_{k=(i+j)/x}^g$$

CHAPTER 3. COMPUTATIONAL MODEL

where:

 $||_T$ is the parallel (true concurrency) operator symbol,

 σ_i^n : state number *i* of processor *n*,

 σ_j^m : state number j of processor m,

g: global processor,

k: global state number.



Figure 3.4: Global State Construction (True Concurrency)

3.2.4 Interleaving Concurrency

Interleaving concurrency allows only one system to be executed at a time. When one system is running, the other parallel systems are idle. Synchronisation mechanism is not required in this form because there is no concurrent writes to a shared variable and any change gets committed at every state, which allows the other parallel systems to see the updates in the next state. Figure 3.5 illustrates this form of concurrency where Sys_1 and Sys_2 represent any system running in parallel, and σ_n represents the state number.



Figure 3.5: Parallel Composition of Sys_1 and Sys_2 (Interleaving Concurrency)

A global state construction for parallel systems which run in interleaving concurrency is defined in Definition 10 and illustrated in Figure 3.6.

Definition 10 Global State Construction (Interleaving Concurrency): The locals state numbers i and j of parallel systems, Sys_1 and Sys_2 , which run by the local processors n and m respectively are inequivalent, while the global state number of the composed systems, Sys_1 and Sys_2 , which run by the global processor g is k; k is the sum of the active processor's local state number and the stuttered processors state numbers as follows:

$$\sigma_i^n \parallel_I \sigma_j^m \equiv \sigma_{k=i+j}^g$$

where:

 $||_{I}$: parallel (interleaving concurrency) operator symbol,

 σ_i^n : state number *i* of processor *n*,

 σ_j^m : state number j of processor m,

g: global processor,

k: global state number.


Figure 3.6: Global State Construction (Interleaving Concurrency)

3.3 Architecture Framework

As stated in section 3.1, Parallel Runtime Verification Framework (PRVF) has different levels and phases. The levels are global and locals, while the phases are generation phase, local verification & assertion phase, and global verification phase. The global level includes the generation phase in the beginning and the global verification phase in the end of the architecture of the framework. The locals level includes the locals verification & assertion phase in the middle of the architecture of the framework. These levels and phases are illustrated in Figures 3.7 to 3.10.

3.3.1 Generation Phase

This phase lies within the global level of a framework where the global level is intended to generate processor identification *Pid*, global data *Data*, communication model *Communication*, concurrency form *Concurrency*, and execution mode *Execution*. The generation of *Pid*s occurs randomly via the modulo operation where a random number gets modulo over the available number of the processors that run in parallel. Data is generated according to the nature of the

system under scrutiny.

3.3.1.1 Communication Models

The value of *Communication* determines the mechanism of the communication between parallel systems. When the value is **0**, then the mechanism of the communication is *shared-variable*. When the value is **1**, then the mechanism of the communication is *message-passing*.

3.3.1.2 Concurrency Forms

The value of *Concurrency* is assigned to indicate the concurrency form which is either interleaving or true concurrency (**0** for interleaving, **1** for true concurrency). The execution value determines the execution mode of systems running parallel in terms of communication.

3.3.1.3 Execution Modes

The execution mode is either synchronous (the value **0** is set) or asynchronous (the value **1** is set). For synchronous execution of the communication, I used *Channels*, while for asynchronous execution of the communication, I used *Shunts*.

These generated data then get broadcast to all local parallel systems with Pid = 0 to K - 1, where K is the number of available processors that are intended to run systems in parallel with all possible paths which might be encountered.

Algorithm 1 defines the mechanism that is used in PRVF model to generate *Pid* and *Data* randomly, and set values for a communication mechanism, concurrency form, and execution mode. The communication value determines which mechanism is being used. For instance, the *Communication*'s value **0** sets the mechanism to shared-variable, while the *Communication*'s value **1** sets the mechanism to message-passing. Within each communication mechanism there are varieties of concurrency forms. When the value of *Concurrency* is **0**, then concurrency is interleaving. At every single cycle, one local candidate wins the assignment to be the active processor, while the others set to be idle. When the value of *Concurrency* is **1**, then the concurrency is true concurrency which means that at every single cycle all locals become active. The execu-

Algorithm 1: Generation Phase

1 Gen	erate(Pid,Data,Concurrency,Execution);
Inpu	it : Communication, Concurrency, Execution
Out	put: Pid, Data
2 for <i>i</i>	$t \leftarrow 0$ to n do
3 1	$Pid = Random \mod K;$ $\triangleright K$ is the number of processors.
4 1	$Data = Random \mod N;$ $\triangleright N$ is any natural number.
5 (Communication = Random mod 2 ; \triangleright Communication is either 0 to set
	it to Shared-Variable, or 1 to
	SET IT TO MESSAGE-PASSING.
6 i	f $Communication = 0$ then
7	Concurrency = Random mod 2 ; \triangleright Concurrency is either 0 to set
	IT TO INTERLEAVING, OR 1 TO
	SET IT TO TRUE CONCURRENCY.
8 €	else
9	<i>Execution</i> = $Random$ mod 2; \triangleright EXECUTION IS EITHER 0 TO SET
	IT TO SYNCHRONOUS, OR 1 TO SET
	IT TO ASYNCHRONOUS.
10 E	end
11 f	foreach $j \leftarrow 0$ to $K - 1$ do
12	if $Communication = 0$ then
13	Send(<i>j</i> ,Pid,Data,Concurrency);
14	else
15	Send(<i>j</i> ,Pid,Data,Execution);
16	end
17 €	end
18 end	

tion mode has two values, either **0** or **1**. When the value of *Execution* is **0**, then the execution mode is synchronous; otherwise, it is asynchronous.

Shared-variable based communication is associated with the concurrency forms such as interleaving or true concurrency. However, the association between execution modes and sharedvariable based communication is omitted. On the other hand, message-passing based communication is associated with the execution modes such as synchronous or asynchronous. However, the association between concurrency forms and message-passing based communication is also omitted. The reason for these two omissions is because the proposed model demonstrates all the

possibilities of communication versus all the possibilities of concurrency of parallel systems. In other words, the applicability of these approaches can be tailored accordingly.

3.3.2 Locals Verification & Assertion Phase

Locals Verification & Assertion phase lies within the locals level of the framework. The Locals level is intended to synchronise the execution of parallel systems according to the data that are sent from the global level. Shared-variable communication mechanism is determined via the assignment of communication value. Algorithm 1 describes and models all the possibilities that the proposed framework might encounter.

3.3.2.1 Interleaving Concurrency and Shared-Variable

I assume that the value of *Communication* is **0** which means that the communication mechanism is shared-variable. When the value of *Concurrency* is **0**, all locals receive these data and compare the received *Pid* from the global level with their local *Pid*s. If a local matches its *Pid* with the received *Pid* from the global, it precedes; otherwise, a local sets itself to idle. Then, the received global data gets assigned to local data *Data*_L to be locally checked against a property of interest *Prop*_i.

Algorithm 2: Locals Verification & Assertion Phase of Processor *i* (Interleaving)

1 Assert($Prop_i$);				
2 if $Communication = 0 \land Concurrency = 0$ then				
11 Exit ();				
12 end				



Figure 3.7: Parallel Runtime Verification Framework (Shared-Variable Interleaving Concurrency)

After that, the local property $Prop_i$ is asserted to be sent to the global level and the global verification phase (see Algorithm 2 & Figure 3.7).

3.3.2.2 True Concurrency and Shared-Variable

I assume that the value of *Communication* is **0** which means that the communication mechanism is shared-variable. When the value of *Concurrency* is **1**, the fastest local system locks the received data *Data* to be able to exclusively write to it.

Once the write operation is done, *Data* gets unlocked and synchronised with all the locals to enforce data consistency of shared variable *Data*. Then, a property *Prop_i* is checked locally against a set of specifications within all locals system that are interested in the shared variable *Data*. After that, the locals' properties *Prop_i* and *Prop_j* are asserted to be sent to the global level and the global verification phase. Algorithm 3 describes this model.

Algorithm 3: Locals Verification & Assertion Phase of Processor <i>i</i> (True Concurrency)			
1 Assert($Prop_i$);			
Input : <i>Pid</i> , <i>Data</i> , <i>Concurrency</i>			
Output: Prop _i			
2 if $Communication = 0 \land Concurrency = 1$ then			
3 Lock(Data);			
4 $Data_L = Data;$			
5 Unlock(Data);			
6 Sync(Data);			
7 Check ($Prop_i$);			
8 Assert $(i, Prop_i)$;			
9 else			
10 Exit ();			
11 end			

Figure 3.8 illustrates the components of this model including levels and phases. The Levels are global and locals, while the phases are generation, assertions and locals verification, and global verification. The flowchart visually describes the flow of the data within this model. Flowcharts components such as process and decision are primarily used to describe this version of the model.



Figure 3.8: Parallel Runtime Verification Framework (Shared-Variable True Concurrency)

3.3.2.3 Synchronous Execution and Message-Passing (Channels)

The message-passing communication mechanism is encountered when the value of *Communication* is **1**. When a communication mechanism is shared-variable, only a concurrency form has to be set and sent to locals level. On the contrary, when a communication mechanism is message-passing, only an execution mode has to be set and sent to locals level. Being within message-passing communication mechanism implies that the value of *Communication* is **1**. Figure 3.9 & Algorithm 4 illustrate this model. The first decision process is encountered within

```
Algorithm 4: Locals Verification & Assertion Phase of Processor i (Synchronous Message-Passing (Channels))
```

1	$Assert(Prop_i);$					
	Input : Pid, Data, Concurrency					
	Output: <i>Prop</i> _i					
2	if $Communication = 1 \land Execution = 0$ then					
3	if $wtr = true$ then					
4	read _i (C);					
5	Check ($Prop_i$);					
6	Assert $(i, Prop_i)$;					
7	else					
8	Print "Local <i>i</i> is not willing to read through Channel <i>C</i> ";					
9	end					
10	if $wtw = true$ then					
11	write _i (C,v);					
12	Check ($Prop_i$);					
13	Assert $(i, Prop_i)$;					
14	else					
15	Print "Local <i>i</i> is not willing to write through Channel <i>C</i> ";					
16	end					
17	else					
18	Exit();					
19	end					

locals level for the selected path is the execution mode. There are two execution modes which are either synchronous or asynchronous. Synchronous execution of message-passing communication mechanism is modelled using a construct called *Channel* communication.



Figure 3.9: Parallel Runtime Verification Framework (Synchronous Message-Passing)

Channel construct has triple of these values wtr, wtw, and v. The first one, wtr, is a boolean value, and its value indicates whether the system is willing to accept (read) a message from that channel. The second one, wtw, is a boolean value, and its value indicates whether the system is willing to send (write) a message to that channel. The third one, v, stands for the value currently in channel C when wtr and wtw are both true.

When wtr is true, $Local_i$ reads what is being passed through the channel C at time d. When wtw is also true, $Local_i$ writes the value v to the channel C at time d. Once the write operation is done, the written value v is checked to determine whether it is satisfying the desired property $Prop_i$ of $local_i$. Then, a local property $Prop_i$ is asserted to be delivered to the global verification phase.

3.3.2.4 Asynchronous Execution and Message-Passing (Shunts)

Back to the first decision process encountered within locals level for the selected path which is an execution mode, the second execution mode is asynchronous execution of message-passing communication mechanism which is modelled using a construct called *Shunt* communication. Algorithm 5 illustrate this model.

Shunt construct has tuple of these values t, and v, where t is a stamp and v is the written value. The construct shunt s_i belongs to Local_i uses the write agent $\text{write}_d(v, s_i)$ to denote that at time d, shunt s_i has the value v written to it. The read agent $\text{read}_d(s_i)$ denotes the value stored in shunt s_i . The stamp agent \sqrt{s} denotes the stamp of the shunt s_i .

The funnel allows agents to write concurrently at the same time to the same shunt s. When shunt s has different values written to it via different agents e.g. i and j at the same time d, the funnel becomes false. When the agents i and j write the same value at the same time time d, the write operation occurs instantly in s_{out} . The written value is then checked against a desired property. After that, the local *Prop*_i gets asserted to be sent to the global verification phase. Algorithm 5: Locals Verification & Assertion Phase of Processor i (Asynchronous

Message-Passing (*Shunts*))

1 Assert(*Prop_i*); **Input** : *Pid*, *Data*, *Concurrency* **Output:** *Prop*_i **2** if $Communication = 1 \land Execution = 1$ then 3 write_d (v, s_i) ; $read_d(s_i);$ 4 $stamp(s_i);$ 5 **Send** (j, s_i) ; 6 **Receive** (j, s_j) ; 7 if $s_i = s_j$ then 8 $s_{out} = s_i;$ 9 Check(*Prop_i*); 10 Assert(*i*, *Prop_i*); 11 else 12 **Print** "The Funnel is false because shunts i & j wrote different values at the 13 same time"; end 14 15 else Exit(); 16 17 end

Figure 3.10 illustrates the components of this model including levels and phases. The Levels are global and locals, while the phases are generation, assertions and locals verification, and global verification.



Figure 3.10: Parallel Runtime Verification Framework (Asynchronous Message-Passing)

3.3.3 Global Verification Phase

This phase lies within a global level. At this phase locals' properties are received from the locals assertion phase. The global verification phase gets locals' properties in order to compose a global property out of the received locals' properties as Algorithm 6 illustrates. When the concurrency

Al	lgorithm	6:	Global	Verification	Phase
----	----------	----	--------	--------------	-------

1	$Check(Pid, Data_L);$			
	Input : Prop _{Pids}			
	Output: Set of Locals Properties			
2	2 Receive $(Prop_i)$;			
3	if $Concurrency = 0$ then			
4	Get ($Prop_i$);			
5	else			
6	foreach $i \leftarrow 0$ to $K - 1$ do			
7	Pid = i;			
8	Get ($Prop_{Pid}$);			
9	end			
10	end			

form is interleaving concurrency, *Concurrency* is **0**, then only one local property is gotten due to the concurrency form. The property of the active local is received. When the concurrency form is true concurrency, *Concurrency* is **1**, then all locals properties are gotten due to the concurrency form. The properties of interest of all locals are received.

Message-passing communication models can be handled according to the concurrency form being used. I omit the concurrency forms for message-passing due to fact that my interest is to show all the possible models without redundancy, for instance, true and interleaving concurrency are demonstrated in association with shared-variable communication mechanism; therefore, no need to demonstrate it in association with message-passing communication mechanism. The same idea applies to (a)synchronous execution modes.

 $Local_i \trianglelefteq_d Local_j \cong$ if $(Local_i \supset finite \land len \leqslant d)$ then $Local_i$ else $Local_j$

Timeout agent deals with locals which do not behave in a time manner. For instance, *Local*_i is expected to do its task within d time units. *Local*_j takes over, otherwise.

3.4 Parallel Runtime Verification Framework (PRVF) Model

Parallel Runtime Verification Framework (PRVF) model allows the collection of requirements from several sources to handle local and global correctness properties. The model also allows sending and receiving assertion data from several sources to handle true/interleaving concurrency associated with shared-variable based communication approach. In addition, the model enables the application of *mutual exclusion* synchronisation mechanism and the use of lock-based technique in order to guarantee synchronised and consistent shared variables.

Parallel Runtime Verification Framework (PRVF) model allows handling synchronous/asynchronous communication links such as *Shunts/Channels* associated with message-passing based communication approach. The model offers the ability to execute agents concurrently via the funnel besides the introduction of resource allocation agents *request* and *release*.

Parallel Runtime Verification Framework (PRVF) model introduces Delay (**Delay**) and Timeout ($P \leq_d Q$) agents which play an important role in managing such a behaviour. It also offers checking the correctness properties of local systems at the locals and global levels. Consequently, inference of the correctness global property can be derived from the correctness of a set of local properties of global systems. These new capabilities are demonstrated in the next chapter, Chapter 4.

3.5 Summary

In this chapter, the computational model, namely, Parallel Runtime Verification Framework (PRVF) is introduced. Communication mechanisms such as shared-variable and message-passing are identified. Concurrency forms such as true concurrency and interleaving concurrency are identified as they are intended to be used in the proposed model. Additionally, PRVF can handle synchronous execution of message-passing via a construct called *channel* and asynchronous

execution of message-passing via a construct called *shunt*. A comprehensive description of the components and capabilities of PRVF is given. In the next chapter, the implementation of PRVF model is demonstrated.

Chapter 4

Design and Implementation of a Parallel Runtime Verification Framework (PRVF)

Objectives:

- To review the current version of AnaTempura
- To describe the Development of Parallel Runtime Verification Framework (PRVF) model
- To show the Implementation of PRVF model using Java, Tempura, and AnaTempura
- To highlight the Impact of PRVF model on AnaTempura Evolution Aspects
- To demonstrate Benchmarking Applications using PRVF model

4.1 Introduction

In this chapter, the computational model, namely, Parallel Runtime Verification Framework (PRVF) is designed and implemented. The proposed model is an extension of a runtime verifier tool called AnaTempura. First, a description of the current model of AnaTempura is reviewed in order to address the drawbacks of AnaTempura model. After that, the proposed model of a Parallel AnaTempura is represented and a demonstration is given to show how it bridges the gaps for parallel systems. Benchmarking applications such as Producer-Consumer and Dining Philosophers Problem are implemented using the proposed model.

4.2 (Ana)Tempura

AnaTempura is a runtime verifier of systems using Interval Temporal Logic (ITL) and its executable subset Tempura. It uses assertion points as a technique at runtime verification to check system satisfaction or violation of a property of interest such as timing, safety, security which are formally expressed in Interval Temporal Logic (ITL).



Figure 4.1: General System Architecture of AnaTempura [301]

The assertion points get inserted in the source code of a system under scrutiny and subsequently a sequence of information such as variables' names and their values, timestamps values are generated. The generated data then get checked against the expected values that match a property of interest.

A property is an expected behaviour of a system over a sequence of states (interval). The property gets expressed in Interval Temporal Logic (ITL) and then modelled in Tempura language to get it executed and checked against that property. AnaTempura does this membership test as it has Tempura interpreter and the monitor [52, 54]. The main components of AnaTempura are illustrated in Figure 4.1. A description of AnaTempura's main components including Assertion Points, The Monitor, and Tempura Interpreter is given in the next sections.

AnaTempura is a semi-automatic tool which means a human intervention is unavoidable due to the complexity to understand systems automatically. The integration between Interval Temporal Logic (ITL) and its executable subset Tempura allows AnaTempura to offer:

- Formal specification
- Validation and verification of a formal specification throughout simulation and runtime checks



Figure 4.2: The Analysis Process [301]

The analysis process as illustrated in Figure 4.2 checks the system's source code in addition to the assertion points within it against the desired properties modelled and written in Tempura language. The source code of a system could be written in C, C#, Java, Scala, Verilog, or Tempura.

4.2.1 Assertion Points

Assertion points is a mechanism that enables systems engineer/analyst to gather information within a source code of these systems to analyse their behaviour over time. Assertion points get asserted after every state which is a mapping between variables and their values. A set of variables which is used to express the property of interest has to be determined. After that, the assertion points get inserted directly after the value assignment to these variables. Figure 4.3 illustrates assertion points general mechanism where B_1 and B_2 are the assertion points to reflect the change of code chunk of C_1 .



B: Assertion-points C: Code Chunks

Figure 4.3: Assertion Points and Chunks [301]

Assertion points generate data which reveal information at runtime about a system under scrutiny. This information includes States and Time Stamps:

States information maps between the variables that express a property and their values.
 This mapping technique has the format (*Var*, *Val*), for instance:

$$\langle Pid,1\rangle \langle RW,0\rangle \langle Addr,3\rangle$$

where three variables $\langle Pid, RW, Addr \rangle$ and their values $\langle 1, 0, 3 \rangle$ are inserted respectively. The inserted variables represent a processor identification *Pid*, Read or Write operation *RW*, Memory Address *Addr*. These variables are part of the cache controller case study which is intended to be studied in Chapter 5. The above assertion point reveals that a cache controller system creates a request to read (*RW*= 0 read, *RW*= 1 write) a memory address **Memory**[*Addr*] and this request is assigned to a processor which has a *Pid*s value 1. This generation of information can then reveal and check whether a system's behaviour is either satisfying or violating a certain property which has to be met.

 Time Stamps information maps between different assertion points where variables and their values within these assertion points are changed and to record at what time a change has occurred. A system's clock is used to obtain time stamps. In addition to variable and values parameters, a time stamp parameter is included to form sets of triples instead of pairs. The triple format is (*Var, Val, Time Stamp*), for instance:

 $\langle Pid, 1, 8 \rangle \langle RW, 0, 8 \rangle \langle Addr, 3, 8 \rangle \\ \cdots \\ Code \ Chunk \cdots \\ \langle Pid, 1, 9 \rangle \langle RW, 0, 9 \rangle \langle Addr, 3, 9 \rangle$

where the assertion points add a time stamp value to show a change of the asserted data between time unit **8** and **9**. Time stamps could be in microseconds, seconds, minutes, hours etc. When a memory address, **Memory**[**3**], has changed its value within these time stamps, then a judgement in regards of a property of interest can be made.

The determination of a location and number of assertion points within a source code is still manual and relies on systems engineer/analyst's understanding of a system under scrutiny [300]. The mechanism of capturing and interpreting assertion points is illustrated in Figure 4.4. There are two components which are intended to receive assertion data generated by assertion points within a source code of a system, and then split them accordingly into three groups.

The groups as the figure illustrates are variable name, value, and time stamps. The first component is Data Capture, and it captures the assertion data as strings and then forwards them



Figure 4.4: Processing Assertion Points [301]

to Data Interpret component. The string has the following format:

!PROG: assert variable name: value: time stamp: !

The above clause has a set of markers. Each marker has a meaning as follows:

"PROG" This marker indicates that assertion data are generated from a program.

"assert" indicates the data being asserted.

":" The colon symbol separates the asserted data.

"!" The exclamation symbols terminates the assertion data clause.

Based on these markers, a Data Interpret component divides the strings into three groups which are variable name, value, and time stamps. Then these assertion data are sent to Tem-

pura interpreter in order to execute them and then send the corresponding output to the monitor. Listing 4.1 illustrates how assertion points look like within a Java external program.

Listing 4.1: Generating Assertion Points within Java Program

```
1
 class AssertionPoints {
2
      public static void main(String[] args) {
        int Pid, RW, Addr, Timestamp;
3
                Pid=1;RW=0;Addr=3;Timestamp=9;
4
          System.out.println("!PROG: assert Pid:"+Pid+":"+Timestamp+":!");
5
6
          System.out.println("!PROG: assert RW:"+RW+":"+Timestamp+":!");
          System.out.println("!PROG: assert Addr:"+Addr+":"+Timestamp+":!");
7
                                                                                   }
8 }
```

The assertion points in line 5, 6, and 7 within Listing 4.1 inserts three variables names and their values in addition to the time stamp's value. The variable set is $\langle Pid, RW, Addr \rangle$, while the value set of these variables is $\langle 1, 0, 3 \rangle$ respectively to their variables names in addition to the time stamp value which is 9. The external Java program represents a system to analyse. AnaTempura allows systems to be plugged-in with Tempura interpreter via a monitor. To associate an external program with a Tempura file, line 3 within Listing 4.2 has to be placed here. Figure 4.5 illustrates a successful compilation of an external Java program via AnaTempura which is plugged in to a Tempura program. Once a Java external program is executed, a string of assertion data is sent to

Figure 4.5: COMPILING EXTERNAL JAVA PROGRAM

Tempura program after they get captured and interpreted accordingly. Tempura has a mechanism that allows the assertion data to be assigned to a list of variables within the Tempura program intended to be checked via specific functions. These functions are listed in lines 4, 5 and 6 within Listing 4.2. The function in line 4 is intended to pass variable names. The function in line 5 is intended to pass values of those variables, while the functions in line 6 are intended to pass the time stamps in seconds. These functions allow us to pass the assertion data through them and assign the received values to internal variables to be deployed internally.

Listing 4.2: Collecting Assertion Data within Tempura Program

```
1 load "../library/conversion".
   load "../library/exprog".
2
   /* java AssertionPoints 0 */
3
   define avar(X) = \{X[0]\}.
4
   define aval(X) = \{X[1]\}.
5
   define atime(X) = {strint(X[2])}.
6
   set print_states = true.
7
   define get_var(Variable,Value,Timestamp) = {
8
       exists T : {
9
           get2(T) and
10
                Variable = avar(T)
11
                                              and
12
                Value
                           = strint(aval(T)) and
13
                Timestamp = atime(T)
                                              and
       format("Assertion data <%s, %d, %d> are received!\n", Variable, Value, Timestamp)
14
15
       ł
16
  · }.
   /* run */ define Test() = {
17
       exists Variable, Value, Timestamp: {
18
            {get_var(Variable, Value, Timestamp) and len(0)}; skip;
19
            {get_var(Variable, Value, Timestamp) and len(0)}; skip;
20
            {get_var(Variable, Value, Timestamp) and len(0)}
21
       }
22
23 }.
```

Once Tempura runs a test in line 17 within Listing 4.2, the monitor shows the assertion data imported to the test. The assertion data, which has been asserted within an external Jave program, are successfully printed out within the monitor as Figure 4.6 illustrates.

AnaTempura: AssertonPoints				
OPEN RELOAD RE-RUN SAVE CLEAR RESET BREAK RUN V CHECK V EDIT	•			
Tempura Help About External 0				
run Test(). State 0: Assertion data <pid, 1,="" 9=""> are received! State 1: Assertion data <rw, 0,="" 9=""> are received! State 2: Assertion data <addr, 3,="" 9=""> are received!</addr,></rw,></pid,>				
Done! Computation length: 2. Total Passes: 3. Total reductions: 565 (565 successful). Maximum reduction depth: 18. Time elapsed: 0.541453 Tempura 12%				

Figure 4.6: RUNNING TEMPURA PROGRAM

4.2.2 The Monitor

The monitor is a user-friendly interface which has been built to be an interactive system by allowing system engineers/analysts to insert inputs during the runtime in order to be able to analyse the time-critical systems. The monitor is responsible for capturing and analysing the assertion data which is generated by assertion points. Based on a set of criteria set by system engineers/analysts, the monitor can make a judgement on a system behaviour against properties such as safety, liveness, and projected time. The monitor has a textual interface and graphical interface. The Tcl/Tk [288] and Expect [155] were initially used to build the tool. Tcl/ Tk graphical user interface no longer depend on Expect, this has been the case since the release of version 3.3 of AnaTempura. The latest release of an up-to-date AnaTempura is version 3.4. [54].

When the run of a system initialised within the monitor, the assertion points which are placed within a source code of a system under scrutiny send their assertion data to the monitor. The monitor then receives these assertion data accordingly and send them to Tempura interpreter. The Tempura interpreter then checks the executable specifications written in Tempura file against the received assertion data and after that a judgement of pass or fail is made accordingly. The

Tempura interpreter indicates to the failure's location and explains why the failure occurred. This information is displayed via the monitor.

4.2.3 Tempura Interpreter

Tempura interpreter is an interpreter of executable Interval Temporal Logic formulae. The current Tempura interpreter is programmed in C language and denoted as C-Tempura. The C-Tempura interpreter was originally developed by Roger Hale in 1985 at Cambridge University, and now it is maintained by Antonio Cau and Ben Moszkowski. However, Ben Moszkowski developed the first Tempura interpreter, and it was programmed in Prolog in December 1983. In March 1984, Ben Moszkowski rewrote the interpreter in Lisp [54]. I refer the reader to Moszkowski's book [182] for more details.

4.3 Evolutionary Improvements of AnaTempura

A single vending machine can serve one person at a time. When there are ten people queuing to be served in order to get hot beverages and while each beverage consumes 10 seconds to be delivered, the total needed time to serve ten people is 100 seconds. But when there is another vending machine, half of the load on the first machine is transferred to the second machine, which means five people would be queuing at each vending machine. The existence of the other vending machine reduces the load to the half and consequently the consumed time is as well reduced to 50 seconds to serve all the ten people. This significant reduction of the consumed time is due to the speed increment with the assumption of having 100% parallel portion (100% = 1, 50% = 0.50) and two vending machines. Amdhal's Law [115] is used to perform the calculation of the speed for parallel computation. Amdhal's Law is defined as the following:

$$Speedup(N) = \frac{1}{(1-P) + \frac{P}{N}}$$
(4.1)

where P is a parallel portion of a system in percentage; N is the number any kind of objects that are intended to perform parallel tasks, for instance vending machines. The application of Amdhal's Law assumes that the speed is exponentially incremented in accordance with the number of available parallel processes in execution which consequently leads to significant improvement in performance. Applying Amdhal's Law on vending machines' example produces the following result:

$$Speedup(2) = \frac{1}{(1-1)+\frac{1}{2}} = \frac{1}{0.50} = 2 \ times$$

The speed is doubled which means only half of the time is needed to perform the task. Instead of consuming 100 seconds at one vending machine, only 50 seconds are needed when there are two vending machines. Amdhal's Law defines the incremental relationship between the number of processors and the performance as illustrated in Figure 4.7.



Figure 4.7: AMDAHL'S LAW [115]

Dividing the ten people into two groups, and with each group consisting of five people to be served by only one machine in interleaving concurrency form of parallelism does not change the fact that serving them sequentially as one group of ten leads to the same result of serving them in

interleaving concurrency form of parallelism. Therefore, practically, sequential and interleaving concurrency mechanisms are alike in terms of performance. Performance increases significantly by applying true concurrency form of parallelism. True concurrency form needs parallel software/hardware components and a channel of communications in case of shared resources.



Figure 4.8: RUNTIME VERIFICATION

The current version of AnaTempura can not handle parallel systems at a time because the current framework as illustrated in Figures 4.1 and 4.8 has single components such as The Monitor (The Server) and Tempura Interpreter. The single monitor can only monitor one system at time; also, the single Tempura Interpreter can execute only one Tempura program at a time and this is the same for the rest of the components. Therefore, multiple components are needed to handle parallel systems at a time. The proposed model has tackled this issue by deploying and introducing the principles of parallelism to AnaTempura to enable it to handle all forms of parallelism at a time and architectures such as Multi-cores/processors, Parallel Random Access Memory (PRAM), and Remote Method Invocation (RMI).

4.3.1 Realisation of Assertion Points Techniques

In this section, a set of realisation of assertion points techniques of the proposed model, Parallel Runtime Verification Framework (PRVF), are introduced and explained in details.

• The variety of source of the requirements that handle local and global properties implies the collection of assertion data from several sources, at a time, to handle concurrency. In addition to the multiple assertion points within several sources, the assertion points clause is extended in order to allow more variables and values to be asserted at a time. The extended format is as follows:

 $\langle \textit{Pid}_{var}, \textit{Pid}_{val}, \textit{Var}_n, \textit{Val}_n, \cdots, \textit{Var}_m, \textit{Val}_m, \textit{Timestamp} \rangle$

where Pid_{var} could be program, process, or thread identification number, Pid_{val} is the value of Pid_{var} , Var_n is the n^{th} variable, Val_n is the n^{th} value of n^{th} variable, and *Timestamp* is a time stamp of the assertion points where time now can be in microseconds.

Listing 4.3 illustrates the extended assertion points in correspondence to the functions introduced in Listing 4.4 to allow more variables and values to be asserted at a time and collected at once.

Listing 4.3: Generating Assertion Points within Java Program

```
1 class ExtendedAssertionPoints {
2    public static void main(String[] args) {
3        int Pid,RW,Addr,Timestamp;
4           Pid=1;RW=0;Addr=3;Timestamp=9;
5        System.out.println("!PROG: assert ...
        Pid:"+Pid+":RW:"+RW+":Addr:"+Addr+":"+Timestamp+":!");
6    }
7 }
```

Figure 4.9 illustrates the compilation of the external Java program in Listing 4.3. The compilation occurs within AnaTempura.



Figure 4.9: GENERATING EXTENDED ASSERTION POINTS WITHIN EXTERNAL JAVA PRO-GRAM

The new functions in lines 4 to 9 Listing 4.4 are extensions of the previous ones in Listing 4.2. The function in line 4 and 5 always reserve the parameters $\mathbf{X}[0]$ and $\mathbf{X}[1]$ to Pid_{var} and Pid_{val} respectively. The rest of the functions in line 6 and 7 have new parameters \boldsymbol{a} and \boldsymbol{b} to enable their functions to assign corresponding variables to their values dynamically. The time stamp in microseconds is introduced in line 9.

	Listing 4.4: Collecting Assertion Data within Tempura Program
1	<pre>load "/library/conversion".</pre>
2	<pre>load "/library/exprog".</pre>
3	<pre>/* java ExtendedAssertionPoints 0 */</pre>
4	<pre>define apidvar(X) = {X[0]}.</pre>
5	<pre>define apidval(X) = {X[1]}.</pre>
6	<pre>define avar1(X,a) = {X[a]}.</pre>
7	<pre>define aval1(X,b) = {X[b]}.</pre>
8	<pre>define atime1(X,c) = {strint(X[c])}.</pre>
9	<pre>define atime_microl(X,d) = {strint(X[d])}.</pre>
10	<pre>set print_states = true.</pre>
11	<pre>define get_var(Variable0,Value0,Variable1,Value1,Variable2,Value2,Timestamp) = {</pre>
12	exists T : {
13	get2(T) and
14	Variable0 = apidvar(T) and Value0 = strint(apidval(T)) and

```
15
           Variable1 = avar1(T,2) and Value1 = strint(aval1(T,3)) and
16
           Variable2 = avar1(T,4) and Value2 = strint(aval1(T,5)) and
17
           Timestamp = atime_micro1(T,6) and
      format("Assertion data <%s, %d, %s, %d, %s, %d, %d> are received\n",
18
               Variable0, Value0, Variable1, Value1, Variable2, Value2, Timestamp)
19
       ł
20
21
   }.
22
   /* run */ define Test() = {
       exists Variable0,Value0,Variable1,Value1,Variable2,Value2,Timestamp: {
23
           get_var(Variable0, Value0, Variable1, Value1, Variable2, Value2, Timestamp) and len(0)
24
       }
25
26 }.
```

Figure 4.10 illustrates the collection process of a generated assertion data sent from the external Java program. The assertion data get assigned to their functions accordingly as described earlier in this section.



Figure 4.10: COLLECTING EXTENDED ASSERTION POINTS TEMPURA PROGRAM

• The Tempura Interpreter can now be several instances to handle concurrency. This new capability allows us to generate as many Tempura Interpreters as needed. To run the Tempura Interpreter externally, a certain command has to be annotated within the main Tempura file that is intended to monitor other Tempura programs. For instance, Listing 4.5 is a global Tempura program which is intended to monitor two local Tempura programs illustrated in Listings 4.6 and 4.7. The global program in Listing 4.5 starts another AnaTempura system via these commands in lines 3 and 4:

```
/ * anatempura 0 * /
/ * anatempura 1 * /
```

A description of this new capability will be given where relevant in this section. In order to start several Tempura Interpreters instead, these commands are replaced by the new commands at the top of the Global Tempura program in line 3 and 4:

```
/ * prog tempura_macosx 0 * /
/ * prog tempura_macosx 1 * /
```

These new commands start C-Tempura Interpreters as external programs within the main monitoring system, AnaTempura, in order to monitor local programs behaviour via generating assertion points and sending the assertion data to the global Tempura program.

• The ability of the Monitor to monitor global and local properties via collecting the assertion data that are sent from local programs. For instance, local programs in Listings 4.6 and 4.7 send their assertion data to global program in Listing 4.5. The output as illustrated in Figure 4.11 where the monitor at the top of the figure and *local*₀ and *local*₁ are at the middle and the bottom respectively.



```
4 /* anatempura 1 */
5 define apidvar(X) = {X[0]}.
6 define apidval(X) = {X[1]}.
7 define avar1(X,a) = \{X[a]\}.
8 define aval1(X, b) = {X[b]}.
9 define atime1(X,c) = {strint(X[c])}.
10 define atime_microl(X,d) = {strint(X[d])}.
11
   set print_states = true.
12 define get_var() = {
13
       exists T : {
           get2(T) and
14
             format("Global is Receiving Assertion Data: %s=%20d from %s %d\n",
15
             avar1(T,2),strint(aval1(T,3)),apidvar(T),strint(apidval(T))) and empty
16
       }
17
18 }.
   /* run */ define test() = {
19
       exists v : {
20
           {prog_send1(0,"load 'Local0'.") and
21
22
            prog_send1(1, "load 'Local1'.")}; skip;
           {prog_send1(0,"run test_local0().") and
23
            prog_send1(1, "run test_local1()."); skip;
24
           for v<2 do {
25
                        {get_var(); skip}
26
27
                       };
           {prog_send1(0, "exit.") and prog_send1(1, "exit.")}
28
29
30
      }
31 }.
```

• The possibility to monitor a Tempura Interpreter (or another AnaTempura system) so a hierarchy of monitors exist. A description of the process of monitoring another Tempura Interpreter is given earlier. The process of monitoring another monitoring system AnaTempura can be done via the annotation of a certain command:



For instance, the global program run within Listing 4.5 has this command in lines 3 and 4. This command runs AnaTempura and this task is assigned to process **0** such as in line 3, and process **1** in line 4. The global Tempura program runs two local Tempura programs independently in parallel to monitoring their behaviours in order to make a judgement according to a set of properties. The functions within a global program which are intended to load the local programs are:

prog_send(Pid, "load 'Program'.")

for instance,

 $\textit{prog_send1}(0, ``load 'Local0'.") \textit{ and } \textit{prog_send1}(1, ``load 'Local1'.")$

The first parameter is a process *Pid* which is intended to load local program '*local0*'. The same steps are applied to the rest of local programs when they ever exist, while the functions which are intended to run functions within locals programs as follows:



for instance,

prog_send1(0, "run test_local0().") and prog_send1(1, "run test_local1().")

To run a certain function externally, the same value for the process *Pid* which has been used to load this function. The difference here is the use of "*run*" keyword instead of "*load*".

The Listing 4.6 illustrates local Tempura program. This program is loaded within the global Tempura program as explained above, and the function as well is run externally within the global Tempura program.

```
Listing 4.6: Generating Assertion Data within local0 Tempura Program
1 load "conversion".
2 load "exprog".
3 set print_states = false.
4
  define assert() = {
      exists Local,Data : {
5
            Local=0
                         and
6
7
            Data=Random and
            format("\n") and
8
             format("Local %d is Sending %d to Global\n",Local,Data) and
9
10
             format("!PROG: assert Local:%d:X:%d:!\n",Local, Data)
   }
11
12 }.
13 /* run */ define test_local0() = {
14
                   skip and assert()
15 }.
```

The local Tempura programs in Listings 4.6 and 4.7 are alike except in variables *Local* and *Data*. The variable *Local*'s value is **0** in Listing 4.6 while it is **1** in Listing 4.7. The variable *Data* is generated randomly by assigning the random operator, *Random*, as a value to it.

```
Listing 4.7: Generating Assertion Data within local1 Tempura Program

load "conversion".

load "exprog".

set print_states = false.

define assert() = {

    exists Local,Data : {

    Local=1 and
```

```
7 Data=Random and
8 format("\n") and
9 format("Local %d is Sending %d to Global\n",Local,Data) and
10 format("!PROG: assert Local:%d:X:%d:!\n",Local, Data)
11 }
12 }.
13 /* run */ define test_local1() = {
14 skip and assert()
15 }.
```

The monitor then displays the assertion data which are generated by local Tempura programs and collected via a global Tempura program as illustrated in Figure 4.11

AnaTempura: Global					
OPEN RELOAD RE-RUN SAVE CLEAR RESET BREAK RUN	СНЕСК 🔫	EDIT 👻			
Tempura Help About External 0 External 1					
State2: Global is Receiving Assertion Data: X=8629293582644931464State3: Global is Receiving Assertion Data: X=1604251070963285316	rom Local 1 rom Local 0				
Done! Computation length: 4. Total Passes: 5. Total reductions: 2612 (2612 successful). Maximum reduction depth: 55.					
Time elapsed: 5.455441 Tempura 56%					
External Output 0					
Using random_seed = 935138					
Local 0 is Sendina 1604251070963285316 to Global					
exit. Done! Computation length: 1. Total Passes: 2. Total reductions: 44 (44 successful). Maximum reduction depth: 12. Time elapsed: 0.000106 Tempura 4%					
Done .					
External Output 1		_			
Using random_seed = 935351					
Local 1 is Sending 8629293582644931464 to Global					
Done! Computation length: 1. Total Passes: 2. Total reductions: 44 (44 successful). Maximum reduction depth: 12. Time elapsed: 0.000124 exit. Tempura 4%					

Figure 4.11: GLOBAL COLLECTS ASSERTION POINTS FROM LOCALS TEMPURA PROGRAM

• The integration between AnaTempura and Java Remote Method Invocation (RMI) Framework. AnaTempura allows plug-ins, as external systems, systems which use Java RMI to start a server implementation in order to serve clients systems run in parallel using multithreads programming in Java language. The compilation of Java RMI programs is unlike other Java programs; it has different steps. The first step is to start a server and then run the independent clients upon a running server. These steps are now embedded within the Tempura Interpreter. In Listing 4.8 lines 3-6 are the commands which run Java RMI programs:

> /*RMIREGISTRY 0*/ /*RMISERVER . RMISERVERINTF RMISERVER 1*/ /*RMICLIENT . RMISERVERINTF RMICLIENT1 2*/ /*RMICLIENT . RMISERVERINTF RMICLIENT2 3*/

The creation of RMI registry is assigned to process **0**. The compilations of java programs RmiServer, RmiClient1, RmiClient2 are assigned to processes **1**, **2**, **3** respectively.

Listing 4.8: Tempura RMI

```
1 load "conversion".
2 load "exprog".
3 /* rmiregistry 0 */
   /* rmiserver . RmiServerIntf RmiServer 1 */
4
   /* rmiclient . RmiServerIntf RmiClient1 2 */
5
   /* rmiclient . RmiServerIntf RmiClient2 3 */
7 define apidvar(X) = \{X[0]\}.
8 define apidval(X) = {X[1]}.
9 define avar1(X, a) = {X[a]}.
10 define aval1(X, b) = {X[b]}.
11 define atime1(X,c) = {strint(X[c])}.
12 define atime_micro1(X,d) = {X[d]}.
13 set print_states = true.
14 define get_var() = {
        exists T, Client, Data, Timestamp : {
15
         get2(T) and
16
          Client=strint(apidval(T))
17
                                         and
```
CHAPTER 4. DESIGN AND IMPLEMENTATION OF A PARALLEL RUNTIME VERIFICATION FRAMEWORK (PRVF)

```
18
                         Data=strint(aval1(T,3))
                                                                                             and
                         Timestamp =atime_microl(T,4) and
19
20
                     format ("Server is Receiving Assertion Data: X=%12d from Client %d at timestamp ...
                               %s\n",
21
                     Data, Client, Timestamp) and empty
         }
22
23 }.
       /* run */ define test() = {
24
                         exists v : {
25
                                  for v<2 do {get_var();skip}</pre>
26
         }
27
28 }.
                         . . .
                                                                                              AnaTempura: rmi
                          OPEN RELOAD RE-RUN SAVE CLEAR RESET BREAK
                                                                                                                                                    RUN 🕶 CHECK 🕶 EDIT 🕶
                         Tempura Help About External 0 External 1 External 2 External 3
                               ura 49
                         Lood rmm".
[Reading file /Users/Nayef/Google Drive/tempura-3.3-preview4/Examples/java/Rmi/FinalRMI/rmi.t]
[Reading file /Users/Nayef/Google Drive/tempura-3.3-preview4/Examples/java/Rmi/FinalRMI/conversion.t]
[Reading file /Users/Nayef/Google Drive/tempura-3.3-preview4/Examples/java/Rmi/FinalRMI/exprog.t]
                        Lkedaing file /USers/Nayer/Google Unive/tempura-3.3-preview4/txamples/java/kmi/finalkMi/exprog.tj
print_states was changed from true to true
Tempura 5%
run test().
State 0: Server is Receiving Assertion Data: X= -1616697521 from Client 1 at timestamp 05-22-45-452792
State 1: Server is Receiving Assertion Data: X= -764460944 from Client 2 at timestamp 05-22-46-178691
                         Done! Computation length: 2. Total Passes: 3.
Total reductions: 1280 (1280 successful). Maximum reduction depth: 37.
                         Total reductions: 1280
Time elapsed: 1.296384
Tempura 6%
                        Compiling external java program.
                         Done.
External rmiserver program RmiServer starts using classpath '.'.
                        Server ready
                        Compiling external java program.
                        External rmiclient program RmiClient1 starts using classpath '.'.
External Java Program is sending Assertion Data to Tempura Client=1 Data=-1616697521 Timestamp=05-22-45-452792
                        Compiling external java program.
                        uone.
External rmiclient program RmiClient2 starts using classpath '.'.
External Java Program is sending Assertion Data to Tempura Client=2 Data=-764460944 Timestamp=05-22-46-178691
                         Done .
```

Figure 4.12: IMPLEMENTATION JAVA RMI USING ANATEMPURA

Listing 4.8 runs Jave programs associated with it in lines 4, 5, 6 as seen in Figure 4.12. The clients Java programs have assertion points and once these programs are run via AnaTempura, they send their assertion data to their corresponding Tempura programs to receive the assertion data accordingly and then forward these assertion data as assertion points to Tempura program in Listing 4.8. Then, the assertion data is received and displayed as seen in Figure 4.12. The clients Java programs assert a random data, time stamp in microseconds using a format of **HH-mm-ss-SSS** where **HH** stands for Hours, **mm** stands for minutes, **ss** stands for seconds, and **SSS** stands for milliseconds. The source code of these Java programs and their relevant Tempura programs can be found in Appendix D.

• The capability to implement parallel systems designed using multi-core processor architectures. The case study, Cache Controller, is a demonstration of this capability in the next chapter, Chapter 5.

4.4 Benchmarking Applications

In this section, some parallel/concurrent applications which can be applied using the proposed implemented framework are explored. Producer-Consumer and Dining Philosophers Problem are two common applications that demonstrate parallel/concurrent executions.

4.4.1 Producer-Consumer

The Producer and Consumer are two separate, concurrent programs which run in parallel and share the same data. The access to shared data must be synchronised to deliver a consistent model. A producer puts (produces) a stream of data into a buffer, while a consumer gets (consumes) these produced data within a buffer as Figure 4.13 illustrates.



Figure 4.13: Producer-Consumer

CHAPTER 4. DESIGN AND IMPLEMENTATION OF A PARALLEL RUNTIME VERIFICATION FRAMEWORK (PRVF)

A buffer in this example of Producer-Consumer can hold up to four elements. When the size of the buffer is full, it can not accept new produced elements by the producer. In such cases, the producer waits until the buffer empties a space for a new element. The implementation of Producer-Consumer using the proposed model in the runtime verifier AnaTempura is illustrated in Figure 4.14.

The implementation shows the assertion data being asserted within Java external programs that are intended to run a Producer-Consumer system in order to analyse its behaviour in order to check desired correctness properties of such programs. As seen in Figure 4.14, the assertion data are displayed in the monitor's window (left side) and in the simulation window as well (right side). Based on these data, a complete check of correctness properties can be achieved.

• • •		A	naTempu	ıra:	ProducerCo	onsi	umer	Solut	ionCS-ND3			000			Simulation		
OPEN	RE	LOAD	RE-RUN	S/	AVE CLEA	R	RESE	T	BREAK CHEC -	EDIT	-						
Tempur	a H	lelp	About	Exte	ernal Ø							Produce	-	Waiting	6	→	Consumer
Reading file /Users/Nayef/Google Drive/tempura-3.3-preview4/Examples /ProducerConsumer/v8/exprog.t] Reading file /Users/Nayef/Google Drive/tempura-3.3-preview4/Examples /ProducerConsumer/v8/tel.t]								-Toducei <u>-</u>		Criti	cal Section		Consumer				
rint_s empure	state a 619	es wa 6	s change	d fi	rom true t	o t	rue						State	Producer	Consume	r Time	Size
state State	0: 0:	 I P	roducer	1	Consumer	1	Size	1	Time				0 1	o W	w	21-51-407 21-51-408	1 0
state state	0: 0: 0:	1	0	I		1	1	I.	21-51-407	1			2 3	1 W	W 1	21-54-411 21-56-411	1
state	1:	I 		1	0	1	0	1	21-51-408	1	1		4 5 6	2 3 W	w W 2	21-57-412 22-00-416 22-01-413	1 2 1
tate tate	2:	 	1				1		21-54-411				7 8	4 W	w 3	22-03-420 22-06-419	2
state	3:	 1	2	 1		 1		 1	21-56-411 21-57-412		L		9 10 11	5 6 W	W W	22-06-424 22-09-427 22-11-423	2 3 2
tate	4: 5:	1	3	1		1	2	1	22-00-416	1	L		12 13	w	5	22-16-429 22-21-429	1
state State State	6: 6:	1		1	2	1	1	1	22-01-413	1	L						
state state	7: 7:	 	4				2		22-03-420		L						
state State	8: 8: 9:		5				1		22-06-419		L						
State State	9: 10:	 1	6				3	 1	22-09-427	1							
State State	10: 11: 11:	1		I	4	I	2	I	22-11-423	I							
State	12: 12:	1		I	5	1	1	1	22-16-429	1							
state State	13: 13:	 			6		0	1	22-21-429								
)one! íotal r 28. Time el	Comp reduc	outat ction ed: 3	ion leng s: 7601 1.294425	ith: C	14. Tot 7601 succe	al ssf	Passe ul).	es: Max	15. ximum reduction	depth:							
Tempuro	a 629	6															

Figure 4.14: PRODUCER-CONSUMER EXECUTION IN TEMPURA/ANATEMPURA

4.4.2 Dining Philosophers Problem

The Dining Philosophers Problem is a classical example of parallel/concurrent programs. Five philosophers are sitting around a circular table. The five philosophers are either thinking or eating spaghetti. Eating spaghetti needs two chopsticks, but unfortunately only five chopsticks are available. Each philosopher has two chopsticks; they are to his/her immediate right and left. When a philosopher uses two chopsticks, it means his/her immediate neighbours can not eat because the chopsticks they need to pick up are taken and unavailable. The Dining Philosophers Problem demonstrates how to provide a synchronisation mechanism that ensures correctness properties in such cases. Figure 4.15 illustrates an implementation of this problem which runs in AnaTempura.

• • •				AnaTer	npura: 0	BlobalDinin	gTable					
OPEN	RELOAD	RE-RU	SAVE	CLEAR	RESET	BREAK		RUN	▼ C	неск 🤜	E	DIT
Tempura	Help	About	Externa	l Ø Exte	rnal 1	External	2 Externa	13	Extern	al 4	Exte	rnal
State	2:											
State	2: I P	hilosoph	ner I	Statu	s	I C	hopstick	1		Time		1
State	2:	1		"Thinking		1	****		"	0 027	21.2"	
State	3			THENKENG					50-6	10-051	<u></u>	
State	4: 1	3	1	"Thinking		1	XXXX	1	"56-6	0-842	279"	1
State	4:											
State	5: I	4	1	"Thinking		1	XXXX	1	"56-0	0-837	504"	1
State	5:											
State	6: I	2	1	"Thinking		1	XXXX	1	"56-6	00-847	205"	1
State	6:											
State	7: 1	0		"Thinking		1	XXXX		"56-6	00-843	734"	
State	/:			"Di ekine		1 11-64	abaaati ak"			7 019	004	
State	8	0		PICKINg-	up 	i Lert	-chopsetck		50-0	97-910	504	
State	9:1	0	1	"Pickina-	un"	l "Righ	t-chonstick	• I	"56-6	8-163	588"	1
State	9:											
State 1	LØ: 1	0	1	"Eating"		1	XXXX	1	"56-1	3-144	393"	1
State 1	LØ:											
State 1	11: 1	2	- I	"Picking-	up"	l "Left	-chopstick"	- I	"56-1	13-798	283"	1
State 1	11:											
State 1	12: 1	2	1	"Picking-	up"	l "Righ	t-chopstick	"	"56-1	15-516	436"	
State 1	12:											
State 1	13: 1	2		"Eating"		1	****		- 56-1	16-496	66.	
State 1	1.0:	3		"Dicking-		1 "Loft	-chonstick"		"56-1	3_010	015"	
State 1	14:				чр 							
State 1	15: 1	4	1	"Pickina-	up"	I "Left	-chopstick"	1	"56-3	80-515	320"	1
State 1	15:											
State 1	L6: I	0	1	"Putting-	down"	l "Righ	t-chopstick	" I.	"56-3	80-516	094"	1
State 1	L6:											
State 1	17: 1	0	1	"Putting-	down"	I "Left	-chopstick"	1	"56-3	81-837	325"	1
State 1	17:			The state of the second			~~~~~			12 467		
State :	18: 1	0		пликти		1	****		- 56-2	53-4671	522	
State 1	19 1	0	1	"Picking-	un"	l "Left	-chonstick"		"56-3	4-771	728"	1
State 1	19:				чр 							
State 2	20: 1	2	1	"Puttina-	down"	"Righ	t-chopstick	" I	"56-4	2-084	501"	1
State 2	20:											
State 2	21: 1	3	1	"Thinking		1	XXXX	1	"56-0	94-312	212"	1
State 2	21:											
State 2	22: 1	1	1	"Picking-	up"	l "Left	-chopstick"	- I	"56-4	2-084	705"	1
State 2	22:											
Done! (Computa	tion ler	ngth: 2	3. Total	Passes	: 24.						



Figure 4.15: DEMO OF DINING PHILOSOPHERS PROBLEM

Figure 4.15 illustrates that there are five parallel/concurrent programs running simultaneously. Each program represents a philosopher that is assigned to *Pid*'s (0 to 4). A philosopher's

CHAPTER 4. DESIGN AND IMPLEMENTATION OF A PARALLEL RUNTIME VERIFICATION FRAMEWORK (PRVF)

actions are thinking (default initial action), eating, picking up a (left/right) chopstick, and putting down a (left/right) chopstick. Chopsticks are numbered as well to identify them; they are numbered from 0 to 4 as Figure 4.15 illustrates..

Five external programs model these five philosophers and their actions. The most critical part is the use of chopsticks because they are shared. Two neighbour philosophers are not allowed to use the chopstick they share, e.g. *Philosopher 0* and *Philosopher 1* share *Chopstick 0* and so on.

The proposed model handles this problem perfectly, and it allows the five parallel programs to run and generate assertion data and displays these data in a table format within the monitor and in graphics using the simulation window. These features allow modelling such applications in order to validate their behaviour against correctness properties.

4.5 Summary

In this chapter, Parallel Runtime Verification Framework (PRVF) is designed and implemented. A review of the current status of the runtime verifier AnaTempura is given, and the drawbacks in this model with regards to handling parallel systems are addressed. Then, a mechanism of how to handle parallel systems natively using the proposed model is illustrated. Applications such as Producer-Consumer and Dining Philosophers Problem are implemented using this model.

Chapter 5

Case Study: Cache Controller

Objectives:

- To present a Case Study: the Cache Controller
- To review Cache Coherence and implement MSI Protocol
- To produce a Formal Specification in Interval Temporal Logic (ITL)
- To deliver a Runtime Verification using Tempura/AnaTempura

5.1 Cache Memory Controller: A Case Study

In this chapter, a case study of Private L2 Cache Memory Controller that will illustrate our compositional model is introduced. A comprehensive description of the operations and requests of Private L2 Cache Memory, Processor, Main Memory, and MSI Protocol is given.

5.2 The Basics of Cache Memory

According to Webster's New World Dictionary of the American Language (Third College Edition 1988) a cache is "a safe place for hiding or storing things."; to exemplify, consider a university library as the main memory, and the desk as the cache, the books are the things that must be found [213]. Ever since the first appearance of the caches in research computers in 1960s and then in computers production, they have been included in every built computer today [213].

Assigning the cache location based on the address of the word in the main memory is the simplest method to assign a location in the cache. The process of mapping in a direct way of each memory location to exactly one location in the cache is called direct-mapped cache. This mapping can be easily done by applying the modulo mathematical operation which always gives the remainder of the division operation of two operands. For instance, to find a block in direct-mapped cache, the following equation is used:

$$Index = X modulo Y$$
(5.1)

where X is a decimal address, and Y is the number of blocks or entries in the cache, in the case it is a power of 2. To compute the length of the index, the low order is used. In Equation 5.2, Sis a cache size in blocks and can be the exponential multiples of the base 2, such as 2, 4, 8, 16, 32, 64, 128 etc.

$$\log_2(S) \tag{5.2}$$

Assuming that there are eight bits length for the requested address, the length of bits of cache's index can be found by computing the following:

$$\log_2(8) = 3 \ bits$$

This means that there are eight blocks (2^3) in the cache which are 000, 001, 010, 011, 100, 101, 110, 111. Suppose there are 10 as a decimal address requested by a processor, and the length of the block address is 8 bits, the requested address has to go through the following:

- 1. Convert the requested address into binary: $10_{10} = 01010_2$
- 2. Determine the length of bits used for cache index: $\log_2(8) = 3$ bits
- 3. Modulo used to determine the cache index that will match this address:
 - $10_{10} \mod 8_{10} = 2_{10}$ or in binary format 010_2

Therefore, the requested address 10_{10} goes to index 010_2 and continues the computation. But, this index could be shared by other requested addresses such as 18_{10} , 26_{10} , 34_{10} or any decimal number having 2_{10} , or alternatively 010_2 , as a resultant of the modulo operation. To solve this conflict the tag field is introduced. Tags contain the upper portion of the address to distinguish this requested address from other addresses which have the same index block. For instance, consider previous example:

address $10_{10} : 10_{10} \text{ mod } 8_{10} = 2_{10} \text{ or } 010_2$ **address** $18_{10} : 18_{10} \text{ mod } 8_{10} = 2_{10} \text{ or } 010_2$

Both addresses have the same index. Therefore, if the two upper portions are set of the binary

address as a tag field, then there will be different tags which are:

address $10_{10} (01010_2) has 01_2 as a$ **Tag**field**address** $18_{10} (10010_2) has 10_2 as a$ **Tag**field

Alternatively, the tag field can be determined using the division operation of the requested address over the the length of the cache index as Equation 5.3 illustrates:

$$\mathbf{Tag} = Addr \, \mathbf{div} \, S \tag{5.3}$$

where Addr is the requested address and S is the size of the cache. For instance, in case the size of the index is 8 and to determine the tag field of addresses 10, 18, Equation 5.3 is used as follows:

$$10 \operatorname{div} 8 = 1_{10} \text{ or } 01_2$$
$$18 \operatorname{div} 8 = 2_{10} \text{ or } 10_2$$

Therefore, the addresses from 0 to 7 have the tag 0, the addresses from 8 to 15 have the tag 1, and the addresses from 16 to 23 have the tag 2 and so on.

5.2.1 Description

The multi-core processor architecture has at least two independent cores, each core has its L1 cache, and they share L2 cache as illustrated in figure 5.1. Some architectures have different designs such as shared L2 cache; the dedicated or private L2 cache design is adopted to demonstrate the proposed approach. The main memory is connected to the L2 cache memory using a bus. The bus is a broadcast medium that transients the addresses and data requested by the processors between the caches or between the cache and main memory.

CHAPTER 5. CASE STUDY: CACHE CONTROLLER



Figure 5.1: Dual Core Dual Processor System

A core or a processor requests either a read or a write operation. When a processor requests to read an address from the cache, the cache checks its index; if it is found, then the cache fetches the address to the processor. This case is called Read Hit. If the cache does not find the requested address within its index, the request gets transferred to the main memory and the main memory fetches the requested address to the processor, and it keeps this address in the cache for further requests by the processor. This case is called Read Miss.

When the request is write, it becomes more complicated. There are two types of write operation which are are write-through and write-back. In write-through, the write operation updates both the cache and the main memory simultaneously, so the cache and the main memory are always consistent. In write-back when a write occurs, it updates the cache only, then writes the modified block of the cache to the main memory when the block is replaced [213].

In case of write-through, the processor requests to write data to a block in the cache; if the block is found, the data is then written to the block in the cache and at the same moment the main memory gets updated. This case is called Write Hit. If the requested cache block is not found then the request gets transferred to the main memory and performs the write operation upon the

requested address. Then the main memory keeps a copy of this updated block in the cache for further requests. This case is called Write Miss.

In case of write-back, a processor requests to write data to a cache block; if a cache block is found, then the write operation occurs without updating the main memory, which means that the cache block and the main memory are inconsistent. This case is called Write Hit. This scheme of writing improves the performance of the processor as the processor does not need to wait until the main memory becomes consistent with the cache. Instead, the processor continues performing other tasks. But whenever that cache block gets replaced by another request, the modified block gets written to the main memory. If the requested cache block is not found in the cache, then the main memory fetches the data of the requested address to the correspondent cache block. This case is called Write Miss[213]. Tables 5.1 to 5.7 illustrate the read-write/miss-hit of the

State	Decimal Address	Binary Address	Hit-Miss	Assigned Cache Block
0	22 ₁₀	101102	Miss	$(10110_2 \mod 8) = 110_2$
1	26_{10}	110102	Miss	$(11010_2 \ mod \ 8) = 010_2$
2	22_{10}	10110 ₂	Hit	$(10110_2 \mod 8) = 110_2$
3	26_{10}	110102	Hit	$(11010_2 \ mod \ 8) = 010_2$
4	16 ₁₀	100002	Miss	$(10000_2 \bmod 8) = 000_2$
5	3 ₁₀	000112	Miss	$(00011_2 \bmod 8) = 011_2$
6	1610	100002	Hit	$(10000_2 \ mod \ 8) = 000_2$
7	1810	100102	Miss	$(10010_2 \ mod \ 8) = 010_2$
8	16 ₁₀	100002	Hit	$(10000_2 \ mod \ 8) = 000_2$

Table 5.1: 9-Memory References to 8-Blocks Cache

addresses requested by a processor. Table 5.1 illustrates 9 requests by a processor of addresses **Memory**[22], **Memory**[26], **Memory**[16], **Memory**[3], and **Memory**[18]. Some of these addresses are requested twice which causes the occurrence of hits within the cache. For instance, at state 0, a processor requests address **Memory**[22] and because this address is not present within the cache, the request is transferred to the main memory to deliver it to the requester. The main memory of address 22, **Memory**[22], gets copied into the cache accordingly, and the requested data of this memory address is provided to the processor to continue the computation. The same

steps are taken at state 1 of address 26. The interesting part is that when one of the previous addresses gets requested again by a processor, it means that the requested address is already now in the cache after the fetch operation is performed by the main memory in the previous state. The request of the requested address gets hit as illustrated in table 5.1 at state 2 and 3 of addresses **Memory**[22] and **Memory**[26]. The same policy is applied on the remaining requests.

Tables 5.2 to 5.7 show the described policy of read-write/miss-hit step by step. The tables are designed according to the cache main components. The cache memory has Index, Valid, Tag, and Data fields. The index is a unique place to store the requested addresses with their data accordingly as illustrated in Equation 5.1. The tag determination is described in Equation 5.3. The valid bit is an indication of whether the cache block is empty or not. For instance, it might have 0 or N to indicate that the cache block is not valid because it is empty, whereas the values 1 or Y indicate that the cache block is valid.

 Table 5.2: Empty 8-Blocks Cache

Index	V	Tag	Data
000	Ν		
001	Ν		
010	Ν		
011	Ν		
100	Ν		
101	Ν		
110	Ν		
111	Ν		

Table 5.4: Miss of Address $[11010_2]$

Index	V	Tag	Data
000	Ν		
001	Ν		
010	Y	11_2	Memory[11010 ₂]
011	Ν		
100	Ν		
101	Ν		
110	Y	10_2	Memory[10110 ₂]
111	Ν		

Table 5.3: Miss of Address $[10110_2]$

Index	V	Tag	Data
000	Ν		
001	Ν		
010	Ν		
011	Ν		
100	Ν		
101	Ν		
110	Y	10_{2}	Memory[10110 ₂]
111	Ν		

Table 5.5: Miss of Address $[10000_2]$

Index	V	Tag	Data
000	Y	102	Memory[10000 ₂]
001	Ν		
010	Y	11_2	Memory[11010 ₂]
011	Ν		
100	Ν		
101	Ν		
110	Y	102	Memory[10110 ₂]
111	Ν		

Index	V	Tag	Data
000	Y	10_{2}	Memory[10000 ₂]
001	Ν		
010	Y	11_2	Memory[11010 ₂]
011	Y	00_{2}	Memory[00011 ₂]
100	Ν		
101	Ν		
110	Y	10_{2}	Memory[10110 ₂]
111	Ν		

Table 5.6: Miss of Address $[00011_2]$

Table 5.7: Miss of Address	$[10010_2]$	
----------------------------	-------------	--

Index	V	Tag	Data
000	Y	102	$Memory[10000_2)$
001	Ν		
010	Y	102	Memory[10010 ₂]
011	Y	002	Memory[00011 ₂]
100	Ν		
101	Ν		
110	Y	10_{2}	Memory[10110 ₂]
111	Ν		

5.2.2 MSI Protocol

To maintain cache coherence for multi-core architecture, the cache coherence protocols are implemented. Snooping protocol is the most popular cache coherence protocol. The key to implement these protocols is the track of the states of the caches's blocks. A cache block has different states, when the the block is shared by more than one processor, it is called the Shared state or is simply represented as S. The Modified state or M state is the state when the block is modified in the cache, and this block is not consistent with the main memory. When a cache block gets modified by a processor, any other processors with copies of this cache block has to invalidate their copies; it is represented as I state. These three states together form a protocol called MSI Protocol. There are other protocols with extended states such as MESI with the Exclusive state E, and another protocol is called MOESI with another state called Owned or O [213]. However, in this research, the simplest protocol which is MSI Protocol is adopted to demonstrate the proposed approach as these three states perfectly serve the case study.

This protocol is proposed to maintain coherence of the cache memory of one processor with another cache memory of a different processor. The Modified state occurs when a cache block is inconsistent with its correspondent in the main memory. The Shared state occurs when a cache block is consistent with another processor's same cache block or with its correspondent in the main memory or both. The Invalid state occurs when a cache block is not present in the cache or updated in another cache block of another processor. Any two or more processors which have their private cache memory must meet the criteria of MSI Protocol in Table 6.1.

	Modified	Shared	Invalid
Modified	×	×	 Image: A set of the set of the
Shared	×	 ✓ 	✓
Invalid	1	1	 Image: A second s

Table 5.8: MSI Protocol

The check mark means that any two or more cache blocks of different processors can have these states at the same time, while the cross mark means the occurrence of these states is not allowed at the same time.

5.2.3 Formal Description of Cache Controller

The basic operations and properties of Processor, Level 2 of Cache Memory (L2 Cache), Memory, and MSI Protocol are summarised as follows:

- Operations of the processor:
 - 1. Read from Address A (0 indicates Read operation)
 - 2. Write Data B to Address A (1 indicates Write operation)
- Status of the processor's request:
 - 1. Hit
 - 2. Miss
- Status of L2 Cache Index:
 - 1. Valid (**0** indicates Invalid, **1** indicates Valid), where Valid means that the cache block is not empty and it has a datum in it.

- 2. Dirty (**0** indicates Not Dirty, **1** indicates Dirty), where Dirty means that the cache block is not consistent with the main memory.
- MSI Status of L2 Cache Index:
 - 1. Modified (If the index is inconsistent with its correspondent in the Main Memory.)
 - 2. **Shared** (If the index is consistent with another processor's cache block or the main memory or both.)
 - 3. Invalid (If the index is not present in the cache or updated in another cache.)

5.2.4 Compositional Modelling

In this section, a compositional modelling of the behaviour of the components of Cache Memory Controller System using Interval Temporal Logic (ITL) is given as follows:

- 1. **Processor**[i] $(0 \le i < n processors)$, where n processors = 3
- 2. L2CacheTag[i][j] $(0 \le i < n processors), (0 \le j < n cachelocations),$ where n cachelocations = 8
- 3. L2CacheState[i][j] $(0 \le i < n processors), (0 \le j < n cachelocations)$
- 4. Valid[i][j] $(0 \leq i < n processors), (0 \leq j < n cachelocations)$
- 5. **Dirty**[*i*][*j*] $(0 \le i < n processors), (0 \le j < n cachelocations)$
- 6. L2CacheMemory[i][j] $(0 \leq i < n processors), (0 \leq j < n cachelocations)$
- 7. **MainMemory**[j] ($0 \le j < nmemorylocations$), where nmemorylocations = 16

A formal description in Interval Temporal Logic (ITL) [54] of the Cache Controller system is given. The possible transitions of the system are as follows:

The Processor X request: Let Processor[X] be a state variable representing the state of Processor X with all possible values with regards to Read-Write/Hit-Miss. The specification expressed in Interval Temporal Logic (ITL) is a formal description of Processor X Requests. The full specification of this behaviour is written in Tempura code in Appendix B. Tempura is an executable subset of Interval Temporal Logic (ITL). Refer to table 5.9, for more details. I refer the reader to [182]. The following are variables declarations and their descriptions:

- $\mathbf{X} = Random \mod 3$: the case study has three processors
- $\mathbf{Y} = (Random + 1) \mod 3$
- $\mathbf{Z} = (Random + 2) \mod 3$

RW = Random mod 2 : if RW = 0 it is Read, if RW = 1 it is Write

Addr = Random mod 16 : Random generation of addresses between 0 and 15

Tag = Addr div 8 : Tag used to distinguish the addresses which share the cache's index

Data = $Random \mod 30$: Random generation of the data between 0 and 29

Indexc = $Addr \mod 8$: The size of the cache is 8 blocks

Indexm = $Addr \mod 16$: The size of the memory is 16 blocks

Indexm' = $Addr \mod 16$: where Indexm \neq Indexm'

InitialValuec = -8: The initial value for cache blocks is -8

InitialValuem = -16: The initial value for memory is -16

tagx = L2CacheTag[X][Indexc]: Tag of cache block indexc of Processor X

tagy =L2CacheTag[Y][Indexc]: Tag of cache block indexc of Processor Y

tagz = L2CacheTag[Z][Indexc]: Tag of cache block indexc of Processor Z

ntagx = \bigcirc (*L2CacheTag*[*X*][*Indexc*]) : Next state Tag of cache block indexc of Processor X

ntagy = \bigcirc (*L2CacheTag*[*Y*][*Indexc*]) : Next state Tag of cache block indexc of Processor *Y*

ntagz = \bigcirc (*L2CacheTag*[*Z*][*Indexc*]) : Next state Tag of cache block indexc of Processor *Z*

csx = L2CacheState[X][Indexc]: State of cache block indexc of Processor X

csy = L2CacheState[Y][Indexc]: State of cache block indexc of Processor Y csz = L2CacheState[Z][Indexc]: State of cache block indexc of Processor Z $ncsx = \bigcirc (L2CacheState[X][Indexc])$: Next state of cache block indexc of Processor X $ncsy = \bigcirc (L2CacheState[Y][Indexc])$: Next state of cache block indexc of Processor Y $\mathbf{ncsz} = \bigcirc (L2CacheState[Z][Indexc])$: Next state of cache block indexc of Processor Z stringx = Read Hit : The address is found in the cache and read from the cache stringx = Read Miss : The address is not found in the cache and read from the memory stringx = Write Hit: The address is found in the cache and the data is written to the cache stringx = Write Miss: The address is not found in the cache and data is written to the memory stringy = Read Hit : The address is found in and read from the cache stringy = Read Miss : The address is not found in the cache and read from the memory stringy = Write Hit: The address is found in the cache and the data is written to the cache stringy = Write Miss: The address is not found in the cache and data is written to the memory string z = Read Hit: The address is found in the cache and read from the cache stringz = Read Miss : The address is not found in the cache and read from the memory stringz = Write Hit: The address is found in the cache and the data is written to the cache stringz = Write Miss: The address is not found in the cache and data is written to the memory

The main operations in the cache controller system are read and write. A formal expression of read and write operations in ITL is considered later in this section. The rest of the operations can be derived and expressed in ITL by referring to Table 5.9. The read operation occurs when the marker **RW**'s value is **0**. There are three processors which are **X**, **Y** and **Z**, where they individually check values of the relevant variables in order to deliver coherence cache states and consistent memory. The following specifications are modelling the read operation in ITL:

CHAPTER 5. CASE STUDY: CACHE CONTROLLER

- ¹ **Processor_Request** $(X, RW, Addr, Data) \cong ($
- ² Skip \wedge
- 4 **if** $Tag = Tagx \land$
- ${\scriptstyle 5} \quad Statex = shared \lor \\$
- 7 $stringx := Read Hit \land$
- ⁸ stable(Mem[Indxm]) \land
- \mathfrak{s} stable($L2Cache[X][Indxc] \land$
- 10 stable(Valid[X][Indxc]) \land
- 11 if Statex = modified then (
- 12 $Dirty[X][Indxc] := 1 \land$
- 13 $Statey := invalid \land$
- 14 Statez := invalid
- 15) **else** (
- 16 stable $(Dirty[X][Indxc]) \land$
- 17 **stable**(State[Y][Indxc]) \land
- 18 stable(State[Z][Indxc])
- 19)))
- 20 **if** $Tag = Tagy \land$
- 21 $Statey = shared \lor$
- 22 Statey = modified then (\cdots)
- ²³ if $Tag = Tagz \land$
- 24 $Statez = shared \lor$
- 25 Statez = modified then (\cdots)

The case for the write operation is encountered when the marker **RW**'s value is **1**. The following specifications are modelling the write operation in ITL:

```
Processor_Request(X, RW, Addr, Data) \hat{=} (
```

```
27 Skip \wedge
```

28

```
29
```

```
<sup>30</sup> else if RW = 1 then (
```

```
31 if Tag = Tagx then (
```

- 32 $stringx := Write Hit \land$
- 33 $L2Cache[X][Indxc] := Data \land$
- 34 stable($Mem[Indxm] \land$
- 35 stable($Valid[X][Indxc]) \land$
- 36 if $L2Cache[X][Indxc] \neq Mem[Indxm]$ then (

```
37 Dirty[X][Indxc] := 1 \land
```

```
_{\texttt{38}} \quad Statx := modified \ \land \ Staty := invalid \ \land \ Statz := invalid
```

```
39 ) else (
```

```
40 stable(Dirty[X][Indxc]) \land stable(State[X][Indxc]) \land
```

```
41 stable(State[Y][Indxc]) \land stable(State[Z][Indxc])
```

42) else (

```
43 stringx := Write Miss \land
```

```
44 Mem[Indxm] := Data \land
```

- 45 if Dirty[X][Indxc] = 1 then (
- 46 $Mem[Indxm'] := L2Cache[X][Indxc] \land$
- $_{\text{47}} \quad \bigcirc (L2Cache[X][Indxc] \mathrel{\mathop:}= Mem[Indxm]) \land \\$
- $\label{eq:absolution} {}_{\text{48}} \ \bigcirc (Dirty[X][Indxc] \mathrel{\mathop:}= 0) \ \land \ \bigcirc (Statex \mathrel{\mathop:}= shared) \ \land$
- 49 $\bigcirc(Statey := invalid) \land \bigcirc(Statez := invalid) \land$

```
\bigcirc (stable(Valid[X][Indxc]))
50
   ) else (
51
   L2Cache[X][Indxc] := Mem[Indxm] \land
52
   Valid[X][Indxc] := 1
53
   ))))
54
   if Tag = Tagy then (\cdots)
55
56
   •
   •
57
   if Tag = Tagz then (\cdots)
58
59
60
   •
   )
61
```

For a complete ITL modelling for the cache controller case study, the Tempura code is listed in Appendix B where Table 5.9 can be used as a conversion from Tempura to ITL syntax.

ITL	Tempura		
$f_1 \wedge f_2$	f_1 and f_2		
A := exp	A := exp		
\diamond	sometimes		
	always		
0	next		
if b then f_1 else f_2	if b then f_1 else f_2		
while b do f	while <i>b</i> do <i>f</i>		
Repeat b Until f	Repeat b Until f		
procedures	define $p(e_1,, e_n) = f$		
functions	define $g(e_1,,e_n) = e$		

Table 5.9: TEMPURA SYNTAX VERSUS ITL SYNTAX

Processor X Writes to Cache: When a requested address is found in a cache, then a write operation occurs in the cache which belongs to Processor X. VBit changes its value to 1 to indicate that this cache block is valid. The tag of this cache block changes its value to the tag determined by applying Equation 5.3 on Processor X and the requested address.

```
write_to_cache(L2CacheMemory, L2CacheTag, Vbit, X, M, V, tag, j) \hat{=} (
62
    skip \wedge
63
         (\forall i < n processors \bullet
64
          (\forall j < ncachelocations \bullet
65
               if i = X \land j = M then(
66
                if Vbit[i][j] = 1 then (stable(Vbit[i][j]))
67
                ) else (Vbit[i][j] := 1) \land
68
                L2CacheTag[i][j] := tag \land
69
                L2CacheMemory[i][j] := V
70
               ) else (
71
                stable(Vbit[i][j]) \land
72
                stable(L2CacheTag[i][j]) \land
73
                stable(L2CacheMemory[i][j])
74
                )
75
               )
76
         )
77
   )
78
```

Processor X Writes to Memory: When Processor X requests to write to the cache block and this cache block is already occupied by another address, the data of this address gets written to a memory and a new requested address writes its new data to this cache block and sets Dirty Bit to **1** to indicate that this cache block and its correspondent in the memory are inconsistent.

```
write_to_memory(MainMemory, X, M, V, Tick) \hat{=} (
79
    skip \wedge
80
         (\forall j < nmemorylocations \bullet)
81
         if j = M then (MainMemory[j] := V)
82
         else (
83
         stable(MainMemory[j])
84
         )
85
              )
86
         )
87
   )
88
```

Memory is unchanged: At every state, the memory either gets changed or unchanged. The cases when a memory is unchanged, is the case where a write-back occurs.

```
memory_unchanged(MainMemory) \widehat{=} (
skip \land
(\forall j < nmemorylocations \bullet (
stable(MainMemory[j])
)
)
)
)
```

Cache is unchanged: When a read hit occurs, then a cache stays unchanged. Otherwise, a cache gets changed.

```
cache_unchanged(L2CacheMemory, L2CacheTag, Vbit, x) \hat{=} (
```

```
97 skip \wedge
```

98 $(\forall j < ncachelocations \bullet ($

```
99 stable(Vbit[x][j]) \land

100 stable(L2CacheTag[x][j]) \land

101 stable(L2CacheMemory[x][j])

102 )

103 )

104 )
```

Update MSI States: The states of MSI Protocol has been discussed in section 5.2.2, and the criteria that manages these states is illustrated in table 6.1.

```
update_msi(i, B, L2CacheState, v) \cong (
105
          (\forall j < ncachelocations \bullet)
106
           if j = B then (L2CacheState[i][j] = v)
107
           else (
108
           stable(L2CacheState[i][j])
109
           )
110
                )
111
          )
112
    )
113
```

5.3 Analysis and Discussion

In this section, data analysis of the collected data after the execution of Parallel Runtime Verification Framework (PRVF) on the cache controller case study is given. Figure 5.2 demonstrates the final execution of the cache controller. In this case study, an assumption has been made in which there are three independent processors running in parallel in order to demonstrate the cache controller system's behaviour in order to check global correctness properties of such a system.





5.3.1 Global Program : Cache Controller

Figures 5.3 and 5.4 illustrate the execution of the first state, state 0, of the cache controller. For all states execution (state 0 to state 9) of the case study, see appendix A. Figure 5.3 is the output of the run of a Tempura code of the cache controller at state 0, while Figure 5.4 is a graphical simulation of the cache controller written in Tcl/Tk language [288, 179, 155] of the same state number.

The output shows the details of the request which has been made by a random processor. The request is either a read or write request. Every request has the **ID** of a requester processor **X**, the read-write indicator **RW** (**0** for read, **1** for write), the requested address in the memory **Addr**, and the data **Data** which is written either to a cache memory or a main memory, or both.

In case the read-write indicator is $\mathbf{0}$, which means read operation, the data field is used to store the requested value of the requested address either from the cache memory in case the request gets hit or from the main memory in case the request gets missed.

Therefore, at every state this information has to be shown in details. This information includes State number, Processor **ID**, Address in the memory, Read-Write indicator, and Data. Based on these data, expanded information is given within the table in figure 5.3. This information is illustrated in Table 5.10.

5.3.1.1 Raw Data Description

The first column Table 5.10 is the state number, and this column has multi-row because all the three rows have the same state number. The second column *Pid* is the requester processor identification number in addition to the other idle processors IDs. The objective of displaying the other processors' information is to show the consistency and readability of information within the table at every state. The third column is the operation indicator *RW*. The fourth and forth columns are the requested address *Addr* in decimal format and binary format respectively.

									Ana	aremp	pura:	LZ_	cache_MS	_v1_	0									
PEN RELOAD RE-RUN	SAVE	CLEAR RES	SET	BREAK																	RUN .	CHECK	▼ E	DIT
mpura Help About	Externa	l 0 External	11	External	2																			
ite 0: Getting data f ite 0: Processor 0 wr ite 0: Global is reco	from glo riting t eiving f	bal memory o Cache[6] va rom Processor	alue r 0:	-16 and a read	ta	g 1 quest f	for Ad	Idress	: 14	with	Dat	a: -	16, Globa	l Sta	te:	0								
Pid Operation	Addr	Binary Addr	I Ca	che[Inde	ex]	Vali	d Bit	l Di	rty E	Bit	Тад	1	Hit-Miss	I Do	ata I	Coherence State	1.8	Memory[Addr]	> Data	1			-
0(0) 0 0(1) 0 0(2) 0 0(0) 0 0(1) 0 0(2) 0 0(2) 0	14 14 14 14 14 14 14	0001110 0001110 0001110 0001110 0001110 0001110		ache[110 ache[110 ache[110 ache[110 ache[110 ache[110 ache[110	8] 8] 8] 8] 8]		0 0 1 0		0 0 0 0 0	1	-1 -1 -1 1 -1 -1		Read Miss Read Miss Read Miss		8 8 16 8 8 8 8	Invalid[0] Invalid[1] Invalid[2] Shared[0] Invalid[1] Invalid[2]		Memory[00011 Memory[00011 Memory[00011 Memory[00011 Memory[00011 Memory[00011	10] 10] 10] 10] 10] 10]	> -16 > -16 > -16 > -16 > -16 > -16 > -16 > -16				-
Property		PI	ID		ï	Result																		
nyalid State Check		She	ared[ал ал																				
walid State Check	- i	Invo	alid	11	i.	Pass	- i																	
nvalid State Check	i	Invo	alid	21	i.	Pass	i																	
hared State Check	1	Sho	ared[0]	1	Pass	1																	
hared State Check	1	Invo	alid[1]	1	NA	1																	
hared State Check	1	Invo	alid[2]	1	NA	1																	
onsistency Property	Check	Sho	ared[0]		Pass	1																	
Consistency Property Consistency Property	Check I Check I	Invo	alid[alid[1]	÷	NA NA																		
		Sho	ared[0]	1																			
ISI Protocol Check		Invo	alid[alid[1] 2]	ł	Pass																		
lobal State Check	1	Globa	al	- 0	ï	Pass	1																	
ocal State Check		Activ	ve[0]	- 0	1	Pass																		
ocal State Check		Idle[[2]	- 0	i.	Pass	1																	
		"Read M	Miss"	[0]	1		1																	
load Niss Chack		"Read M	Miss" Miss"	[1] [2]	ł	Pass																		

Figure 5.3: TEMPURA EXECUTION AT STATE 0





The length of the binary address is subjected to the space in the implementation within the runtime verifier AnaTempura. As the addresses' values are generated randomly by using the modulo operation over 30, the highest value of the requested addresses is 29, which means that at least 5-bits length is adequate to represent the decimal addresses between 0 and 29 in binary format. The sixth column is the index of the cache. As explained earlier in Equation 5.2, the length of the index can determine the size of this index. For instance, in our case the length of the index bits is 3 which means $2^3 = 8$ Indexes. The seventh column is the Valid bit field which is an indicator whether the cache block in a specific index is valid or invalid. If the cache block has a datum in it, then the value of the valid bit is 1 which means true. Otherwise, it is 0 which means false. The eighth field is the Dirty bit which is an indicator of the consistency between a specific cache block and its correspondent in the main memory. If they are consistent, then the dirty bit value is 1 which means true. Otherwise it is 0 which means false. The ninth column is the Tag field which is the upper five portions of the requested address as the lower three portions are used for the index. Alternatively, the Tag value can be determined as a result of the division of the requested address over the length of the cache index as explained in Equation 5.3. The tenth column is the Hit-Miss which is the result of the requested address. When the requested address is found within the cache, it is either Read Hit or Write Hit, depending on the second column operation RW's value. The eleventh column is Data where the value of the cache block for all the processors within the cache show their values. I set all the cache blocks for all the processors to an initial value -8 to avoid any execution error as I could not leave these cache blocks empty. They have to have integers number as values, as the language I used, Tempura, does not support null values. The twelfth column is the Coherence State; in other words it is the MSI Protocol criteria. For more about the MSI Protocol, refer to section 5.2.2. The thirteenth column is the value of the requested address within the main memory. Again, I set the integer number -16 for all the memory addresses as initial values for the same reason I used -8 as initial value for the cache blocks.

CHAPTER 5. CASE STUDY: CACHE CONTROLLER

Table 5.10: TEMPURA RUN OF INTERLEAVED PARALLEL LOCAL PROCESSORS 0, 1 & 2

State	Pid	Oper.	Addr ₁₀	$Addr_2$	Cache[Index]	VBit	DBit	Tag	Hit-Miss	Data	MSI	Memory[Addr] = Data
	0(0)	0	14	0001110	Cache[110]	1	0	1	Read Miss	-16	Shared[0]	Memory[0001110]=-16
0	0(1)	0	14	0001110	Cache[110]	0	0	-1	Read Miss	-8	Invalid[1]	Memory[0001110]=-16
	0(2)	0	14	0001110	Cache[110]	0	0	-1	Read Miss	-8	Invalid[2]	Memory[0001110]=-16
	2(2)	0	10	0001010	Cache[010]	1	0	1	Read Miss	-16	Shared[2]	Memory[0001010]=-16
1	2(0)	0	10	0001010	Cache[010]	0	0	-1	Read Miss	-8	Invalid[0]	Memory[0001010]=-16
	2(1)	0	10	0001010	Cache[010]	0	0	-1	Read Miss	-8	Invalid[1]	Memory[0001010]=-16
	0(0)	1	6	0000110	Cache[110]	1	1	0	Write Miss	13	Modified[0]	Memory[0000110]=-16
2	0(1)	1	6	0000110	Cache[110]	0	0	-1	Write Miss	-8	Invalid[1]	Memory[0000110]=-16
	0(2)	1	6	0000110	Cache[110]	0	0	-1	Write Miss	-8	Invalid[2]	Memory[0000110]=-16
	2(2)	0	4	0000100	Cache[100]	1	0	0	Read Miss	-16	Shared[2]	Memory[0000100]=-16
3	2(0)	0	4	0000100	Cache[100]	0	0	-1	Read Miss	-8	Invalid[0]	Memory[0000100]=-16
	2(1)	0	4	0000100	Cache[100]	0	0	-1	Read Miss	-8	Invalid[1]	Memory[0000100]=-16
	1(1)	1	1	0000001	Cache[001]	1	1	0	Write Miss	14	Modified[1]	Memory[0000001]=-16
4	1(2)	1	1	0000001	Cache[001]	0	0	-1	Write Miss	-8	Invalid[2]	Memory[0000001]=-16
	1(0)	1	1	0000001	Cache[001]	0	0	-1	Write Miss	-8	Invalid[0]	Memory[0000001]=-16
	0(0)	1	15	0001111	Cache[111]	1	1	1	Write Miss	19	Modified[0]	Memory[0001111]=-16
5	0(1)	1	15	0001111	Cache[111]	0	0	-1	Write Miss	-8	Invalid[1]	Memory[0001111]=-16
	0(2)	1	15	0001111	Cache[111]	0	0	-1	Write Miss	-8	Invalid[2]	Memory[0001111]=-16
	2(2)	1	3	0000011	Cache[011]	1	1	0	Write Miss	14	Modified[2]	Memory[0000011]=-16
6	2(0)	1	3	0000011	Cache[011]	0	0	-1	Write Miss	-8	Invalid[0]	Memory[0000011]=-16
	2(1)	1	3	0000011	Cache[011]	0	0	-1	Write Miss	-8	Invalid[1]	Memory[0000011]=-16
	0(0)	1	9	0001001	Cache[001]	1	1	1	Write Miss	3	Modified[0]	Memory[0001001]=-16
7	0(1)	1	9	0001001	Cache[001]	0	0	0	Write Miss	14	Invalid[1]	Memory[0001001]=-16
	0(2)	1	9	0001001	Cache[001]	0	0	-1	Write Miss	-8	Invalid[2]	Memory[0001001]=-16
	2(2)	0	4	0000100	Cache[100]	1	0	0	Read Hit	-16	Shared[2]	Memory[0000100]=-16
8	2(0)	0	4	0000100	Cache[100]	0	0	-1	Read Miss	-8	Invalid[0]	Memory[0000100]=-16
	2(1)	0	4	0000100	Cache[100]	0	0	-1	Read Miss	-8	Invalid[1]	Memory[0000100]=-16
	0(0)	0	8	0001000	Cache[000]	1	0	1	Read Miss	-16	Shared[0]	Memory[0001000]=-16
9	0(1)	0	8	0001000	Cache[000]	0	0	-1	Read Miss	-8	Invalid[1]	Memory[0001000]=-16
	0(2)	0	8	0001000	Cache[000]	0	0	-1	Read Miss	-8	Invalid[2]	Memory[0001000]=-16

5.3.1.2 External Programs : Local Processors

Figure 5.5 shows the external programs' outputs. These external programs are the processors which run randomly and independently. Each external program gets A Processor identification number *Pid* assigned to it within the cache controller program, for instance:

Listing 5.1: Pids Assignment to Local Programs

The lines in listing 5.1 are chunk of the global program written in Tempura language [182]. The global program loads the three local programs which respectively represent processor 0, 1, and 2. A function called **Prog_send1**() is responsible for assigning the *Pid* to load a local program as external program. For instance, line 1 assigns *Pid*₀ to load a local program called **Processor_0_5**. This local program gets loaded by *Pid*₀ to accomplish its computation. In line 5, as *Pid*₀ was chosen to load **Processor_0_5**, the same *Pid*₀ requests to run a function within this local program , **Processor_0_5**, is called **L2_Processor_0**(). Within this function, the main memory address requests are created and then inserted as assertions data to the global program to fulfil each processor request. Once the assertion data is received by the global program, the cache controller deals with the data according to the criteria described earlier in the previous sections to meet a set of properties of interest such as memory consistency and cache coherence. These properties are discussed in details later in this chapter.

• • •																	E	xtern	al Ou	tput 0												
tate @ Tock=? 0,0,14, 0,0,14,	"00011: "00011:	essor 0 10","11 10","11	is 0",0 0",0	send),1,0),1,0	ing ,0, ,0,	Re 1,-1, 1,-1,	ad r 1,"R 1,"R	eque ead ead	st f Miss Miss	rom /	Addr ,-16 ,-16	ess: 14 ,"Inval ,"Inval	I, an lid", lid",	d Dat "Shai "Shai	ta: 8 red", red",	3, ar "000 "000	nd G	lobal 0",-1 0",-1	Sta 6,-1 6,-1	te: 0 6]. 6].												
ock=[0,	0,14,"	0001110	·, ···	.10",	0,1 	,0,0,	1,-1	,1," 	Read	M15	s",- 	8,-16,"	Inva	11d"	, "Sho	ared"	, 0	00111 	0",- 	16,-10	•] 	Data		Cohonenco Stato		Mamanur	Adda					
P10	i upei			aar	т в 	inary				eline	aex]		a B1	t	Jirty	/ B11			H1	t-M15	s I			Conerence State		MemoryL.	. Addr .		> L	Jata I		
0	1	0		14 14	 	0001	110 110		Cac	he[1: he[1:	10] 10]	 	1		e e)) 		11	Re Re	ad Mi ad Mi	s I s I	-8 -16	5 I	Invalid[0] Shared[0]		Memory[Memory[000111	10] - 10] -	> -	-16 -16		
	Pro	perty			1			PID			I	Result	- 1																			
Consis Invali Shared Read M	tency d State State liss Ch	Propert Check Check eck	y Cł	neck	 	"R	S S ead	hare hare hare Miss	d[0] d[0] d[0] "[0]			Pass NA Pass Pass																				
																	E	xtern	al Ou	itput 1												
tate (Tock= 1,0,14, 1,0,14, ock=[1,	0: Proc ? ,"00011 ,"00011 ,0,14,"	essor 1 10","11 10","11 0001110	is 0", 0",	idle 0,0,0 0,0,0 110",	,0, ,0, 0,0	1,-1, 1,-1,),0,0,	-1," -1," 1,-1	Read Read	l Mis l Mis "Rec	ss",- ss",- ad Mi	8,-8 8,-8 ss",	,"Inva ,"Inva -8,-8,'	lid", lid", "Invo	"Inv "Inv lid"	alid' alid' ,"Inv	","00 ","00 valio	0011 0011 d","	10",- 10",- 00011	16,- 16,- 10",	16]. 16]. -16,-	16]											
Pid	l Ope	ration		Addr	I B	Binary	Add	Ir I	Cack	ne[In	dex]	Vali	id Bi	tΙ	Dirty	y Bit	tΙ	Tag I	Hi	t-Mis	s I	Data	a	Coherence State	1	Memory[.	.Addr] -	> [Data		
1 1	 	0 0	1	14 14	 	0001 0001	110 110	1	Cad Cad	he[1 he[1	10] 10]	1	0 0		(ð ð		-1 -1	Re Re	ad Mi ad Mi	ss I ss I	-8 -8	1	Invalid[1] Invalid[1]		Memory[Memory[000111 000111	10] - 10] -	>	-16 -16		
	Pro	perty			I			PID			I	Result	εI																			
Consis Invali Shared Read M	stency id Stat d State Miss Ch	Propert e Check Check eck	y C	neck	 	"R	In In In lead	ıvali ıvali ıvali Miss	d[1] d[1] d[1] s"[1]]]]	 	NA Pass NA Pass																				
																	F	ytern	al Or	tout 2								-				
tate @ Tock=? 2,0,14, 2,0,14, pck=[2,	"00011: "00011: 0,14,"	essor 2 10","11 10","11 2001110	is 0",0 0",0	idle ,0,0 ,0,0 ,0,0	,0, ,0, 0,0	1,-1, 1,-1, ,0,0,	-1," -1," 1,-1	Read Read ,-1,	Mis Mis "Rea	s",-1 s",-1	8,-8 8,-8 55",	,"Inval ,"Inval -8,-8,"	lid", lid", 'Inva	"Invo "Invo lid"	alid" alid" ,"Inv	',"00 ',"00 /alid	0011: 0011: d","(10",- 10",- 00011	16,- 16,- 10",	16]. 16]. -16,-:	16]											
Pid	I Ope	ration	17	ddr	I B	inary	Add	r I	Cach	e[In	dex]	Vali	d Bi	tII	Dirty	/ Bit	E I I	Tag I	Hi	t-Mis	s	Data	2 I	Coherence State	1	Memory[.	.Addr.] -	> [Data I		
2 2	1	0 0	ł	14 14	 	0001 0001	110 110		Cac Cac	he[1:	10] 10]		0 0	1	e)	l	-1 -1	Re Re	ad Mi ad Mi	ss I ss I	-8 -8	1	Invalid[2] Invalid[2]		Memory[Memory[000111	10] - 10] -	> -	-16 -16		
	Pro	perty			1			PID			1	Result	: 1																			
Consis Invali Shared Read M	tency l d State State liss Ch	Propert e Check Check eck	y Cł	neck	 	"R	In In In ead	vali vali vali Miss	d[2] d[2] d[2] "[2]		 	NA Pass NA Pass	 																			

Figure 5.5: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 0

In the first line of each processor's output window, it is noticeable that the status of the processor is either active or idle. When it is active, it shows the request information which is assigned to this processor. Otherwise, it shows that the processor is idle as illustrated In Figure 5.5.

5.3.1.3 Raw Data Analysis

The whole execution of a cache controller case study in Tempura/AnaTempura can be found in Appendix A. The raw data in Table 5.10 is identically copied from the execution in Appendix A. The number of columns in Table 5.10 is the same number in the execution plus a new column within the table. The new column is the state number column which is an indicator of the state number of the execution of cache controller. As Table 5.10 show, there are ten states, from 0 to 9. In each state, the data is displayed of the correspondent requested address within the cache of the three processors including the requester processor, or what is called the active processor, and the other idle processors. The purpose of displaying all information of processors is to increase the readability of the run and to show the validity of the MSI (or Coherence States) results. For instance, if the MSI column of processor **X** is **Modified**[X], then the data stored in the Cache and Memory columns of the requested address has to be inconsistent. The purpose of this check is to guarantee the memory consistency property. Another purpose is to guarantee the cache coherence property. The latter property concerns the cache coherence which is a discipline that maintains multiple cache blocks which share the same resource. For instance, if the cache block has data which is shared by another cache block of another processor, then the MSI (or Coherence States) changes the states of these cache blocks to Shared.

The first 3-multiple rows in Table 5.10 is state 0 of the cache controller. In the second column of the table, *Pid*, the first three rows represent the three processors identification numbers *Pids*. The *Pid*'s value has two digits, one digit outside the parentheses, and the other inside the parentheses. The digit outside the parentheses represents the requester *Pid*, while the digits

inside the parentheses represent the idle processors. The requester *Pid* also includes itself as a *Pid* inside the parentheses, and it always comes in the first row of each state run. For instance, in *Pid*'s column, in the second row at state 0, the value 0(1) represents the requester's *Pid* which is 0 and the idle *Pid* which is 1 and so on. It is very important to mention that columns 6, 12 and 13 in Table 5.10 use square brackets. They are not numbered referencing styles.

STATE 0: Pid₀ creates a read request of address 14 in the memory as shown in table 5.12. The address 14_{10} , in binary format 0001110_2 , gets assigned to the index 6_{10} or alternatively 110_2 in binary format. Binary format is used in the case study. Therefore, Memory address 14 gets assigned to Cache[110]. The next column, VBit, is Valid Bit, and it is set to 0 as initial values. As the block cache[110] is empty, the previous value of it was 0. However, after the request is missed and the data of the correspondent address is fetched from the memory, this Valid Bit has now changed its value to 1. The initial values in the Dirty Bit column, DBit, are 0 as well, and as the data has just recently been fetched from the memory to the cache, this DBit stays 0. This means that the cache and the memory are consistent, while the other processors still hold their initial values although these values might mislead the reader and give a false impression about them. It is believed that the initial value of DBit is supposed to be -1 instead of 0 because 0 means that the cache block and the memory are consistent. However, as we can see in their correspondent Data column, these idle processors still have the initial values of the Data column, -8, and they obviously seem inconsistent with memory. The next column is the Tag column where the upper portion of the binary address is assigned to be tag value. The Tag value of address 0001110_2 is the four upper portions: 0001_2 or 1_{10} . The tag value can be determined using Equation 5.3. The tag value is used with the VBit value as a conditional conjunction to meet any hit requests, otherwise it is a miss regardless of the kind of operation it is. As the initial value of Tag is -1, the idle Pids holds -1. The Hit-Miss column is a result of a request created by an active processor of an address in the memory either to read from or write to. In this state, state 0, the request to read address 14 is missed because the private cache memory of Pid₀ has not got that address stored in it which leads the memory to fetch the requested data of address 14 to the cache memory as seen in Table 5.12 and to the Pid_0 as seen in Table 5.12 to continue its computation. As a result of this behaviour, the next column, Data column, has -16 after it has been fetched from the memory. MSI column (or Coherence States) has set the state of Pid_0 to Shared[0] as it is consistent with the memory while the idle processors are still invalid. The Memory[Addr] column shows the data of the requested address created by the active processors.

STATE 1: Pid_2 is a requester processor in this state. It requests to read the memory address 10, binary 1010₂. This address is assigned to the cache block Cache[010]. The VBit was 0, and this request changed it to 1. The DBit stays 0 as the cache[010] and Memory[0001010] are consistent after the requested data of address 10 is fetched from the memory. The tag field of the Cache[010] of address 10 is 1. As the private cache block of Pid₂ has not got the requested address stored in it, the request then is Read Miss and the data of that address gets fetched from the memory as it is unavailable in other Pid's cache blocks. Therefore, the coherence state of Cache[010] of Pid₂ is set to shared as it is consistent with the memory. The idle processors stay in invalid state as they still have initial values in their cache blocks, which means they are inconsistent with the memory.

STATE 2: Pid₀ requests to write data 13 to address 6. The cache block Cache[110] stores this data instead of the memory. The point of creating a cache memory reveals in this case where a write operation does not need to be done to the memory as writing to the cache is faster than writing to the memory. VBit and DBit have changed their values to 1. The most interesting change in this case is the DBit, where the new value 1 indicates that the cache block is dirty bit because the write operation occurs locally which means the memory has not been involved in this operation yet. Cache[110] and Memory[0000110] are inconsistent and this is why the Coherence State of Cache[110] is set to Modified[0]. Once this cache block Cache[110], the dirty case only, gets a future write to it by another address which shares the same cache index 110, the old data gets replaced and moved to its correspondent memory address, while

the new data takes over index 110. For instance, address 6 shares index 110 with addresses 14, 22, 30 or any address that has 6 as a result of modulo operation of that address over the length of the index which is in this case eight indexes. If address 22 writes a new value to Cache[110] of Pid₀, then the old data which is 13 gets replaced and moved to Memory[0000110], and the new data gets written to Cache[110] and sets DBit to 1 to indicate that Cache[110] and Memory[0010110] are inconsistent. This mechanism is called Write-back. At state 0, address 14 was read and moved to Cache[110]; its value in the memory is -16 and has set DBit to 0 because it was consistent with the memory. However, at this state, state 2, address 6 has written data 13 to Cache[110] after the replacement of the old data which is -16. The write-back operation is not witnessed because DBit of Cache[110] was 0 before the replacement which means that cache[110] and Memory[0001110] were consistent. Now we go back to the case study where the value of Cache[110] is 13, while the value of its correspondent main memory Memory[0000110] is -16, which is the initial value. The cache blocks of Pid₁ and Pid₂ stay invalid.

STATE 3 Pid_2 requests to read address 4. The cache block, Cache[100], has not got the requested address stored in it and, therefore, VBit is set to 1 after the request gets Read Missed. The data of the correspondent address gets fetched from the memory to Cache[100] and, consequently, DBit has been set to 0 due to the consistency between the cache and the memory of the correspondent address. The Coherence State has changed the state of Pid_2 's cache block Cache[100] to Shared[2]. Address 4 has 0 as the tag value.

STATE 4: Pid_1 requests to write data 14 to address 1. VBit and DBit change their values to 1 after the request gets Write Missed. Write-back operation is interesting mechanism, no write operation occurs to the memory and, due to this, DBit's value of cache block Cache[001] is 1. Consequently, the Coherence State changes the state of Cache[001] of Pid₁ to Modified[1]. Memory[0000001] is inconsistent with Cache[001] of Pid₁.

STATE 5: Pid_0 requests to write data 19 to address 15. Cache block Cache[111] stores the new data and sets VBit and DBit to 1 to indicate that the cache block is valid and dirty at the

same time which eventually implies a write-back to the memory. As the requested address is 15, the tag value is 1. The request gets Write missed. The Coherence State is Modified[0]. The data of the correspondent cache block is 19, while in the memory still holds the initial value -16.

STATE 6: Pid_2 requests to write data 14 to address 3. Cache block Cache[011] stores the data of address 3 and sets VBit to 1. DBit changes its value to 1 to indicate that it is a dirty cache block and a write-back is eventually needed. The Tag value is 0. The request gets write missed as the cache block was invalid. The Coherence State is Modified[2] due to the inconsistency between the cache and the memory.

STATE 7: Pid_0 requests to write data 3 to address 9. Address 9 shares the same cache block Cache[001] with address 1. As the cache block Cache[001] has been written data 14 to it via Pid_1 at state 4, Pid_0 writes to its private cache block Cache[001] new data which is 3. Now there are two caches holding different data but sharing the same cache block. The most recent request by Pid_0 , at this state, sets its DBit to 1 to indicate that it contains dirty data and at the same time, Pid_0 sets DBit of the cache block cache[001], which belongs to Pid_1 , to 0 after the old data, data 14, gets written back to the memory. VBit is set to 1 as this cache block of the Pid_0 was invalid. As the address is 9, the tag value is 1. The request is a write miss because the VBit was invalid. The data in the cache block Cache[001] which belonging to Pid_0 is 3, while the one belongs to Pid_1 is 14. The Coherence State of Cache[001] that belongs to Pid_0 is Modified[0] because it is inconsistent with memory address 9. The Coherence State of Cache[001] that belongs to Pid_1 is set to Invalid[1].

STATE 8: Pid_2 requests to read address 4 again after it requested reading the same address at state 3. A read hit is encountered. The data is already fetched from the last read miss at state 3 to cache block Cache[100] which is -16. VBit and DBit stabilise their values, 1 for the former and 0 for the latter. The Coherence State stays Shared[2] as the cache block Cache[100] is consistent with the memory address Memory[0000100].
STATE 9: Pid_0 requests to read memory address 8 Memory[0001000]. The private cache of Pid_0 has not got this address stored in it, therefore, VBit sets its value to 1 and DBit sets its value to 0 after the data of address 8 is fetched from the memory which is -16. Tag value is 1. The Coherence State changes to Shared[0] because the cache block Cache[000] of Pid_0 and Memory[0001000] are consistent; they both hold the same data. The same cache blocks of idle processors' caches, Pid_1 and Pid_2 , invalidate their cache blocks Cache[000] to Invalid[1] and Invalid[2].

To check all the above analysis, I refer the reader to Tables 5.12 and 5.12, and Figure 5.6. In addition to these tables and this figure, Appendix A has screen-shots of the implementation of the case study.

State	Oper	Addr	Data	State	Oper	Addr	Data	State	Oper	Addr	Data
0	0	000000000000000000000000000001110	-16	0				0			
1				1				1	0	000000000000000000000000000000000000000	-16
2	1	000000000000000000000000000000000000000	13	2				2			
3				3				3	0	000000000000000000000000000000000000000	-16
4				4	1	000000000000000000000000000000000000000	14	4			
5	1	00000000000000000000000000001111	19	5				5			
6				6				6	1	000000000000000000000000000000000011	14
7	1	000000000000000000000000000000000000000	3	7				7			
8				8				8	0	000000000000000000000000000000000000000	-16
9	0	000000000000000000000000000000000000000	-16	9				9			

Table 5.11: REQUESTS OF PID₀, PID₁, & PID₂ RESPECTIVELY.

Table 5.12: L2 CACHE MEMORY OF PID₀, PID₁, & PID₂ RESPECTIVELY.

Index	V	D	Tag	Data	Index	V	D	Tag	Data	Index	V	D	Tag	Data
000	1	0	000000000000000000000000000000000000000	-16	000		0		-8	000		0		-8
001	1	1	000000000000000000000000000000000000000	3	001	1	0	000000000000000000000000000000000000000	14	001		0		-8
010		0		-8	010		0		-8	010	1	0	000000000000000000000000000000000000000	-16
011		0		-8	011		0		-8	011	1	1	000000000000000000000000000000000000000	14
100		0		-8	100		0		-8	100	1	0	000000000000000000000000000000000000000	-16
101				-8	101				-8	101				-8
110	1	1	000000000000000000000000000000000000000	13	110		0		-8	110		0		-8
111	1	1	000000000000000000000000000000000000000	19	111		0		$-\overline{8}$	111		0		-8



Figure 5.6: States & Intervals (σ_m^n , where m is state number, n is Processor id) of Cache Controller and Memory values

5.3.1.4 Properties Check of The Cache Controller

In this section, set of properties of interest are checked against the behaviour of the Cache Controller such as memory consistency and cache coherence. Memory consistency property guarantees that the data of a cache block and its correspondent copy within a memory address are consistent. While the cache coherence property guarantees that the cache blocks within multicore processor are subjected to MSI protocol to ensure the validity of these caches and their data. Table 5.13 illustrates the check of the correctness properties over all the states and for all cache memories and the main memory.

State Pid		Invalid Sta	te Prop.	Shared Sta	te Prop.	Consisten	cy Prop.	MSI Pro	otocol	Global State		
State	Pia	Expected	Actual	Expected	Actual	Expected	Actual	Expected	Actual	Expected	Actual	
	0	NA	NA	Pass	Pass	Pass	Pass			Pass	Pass	
0	1	Pass Pass		NA	NA	NA	NA	Pass	Pass	Pass	Pass	
	2	Pass	Pass	NA	NA	NA	NA			Pass	Pass	
	2	NA	NA	Pass	Pass	Pass	Pass			Pass	Pass	
1	0	Pass	Pass	NA	NA	NA	NA	Pass	Pass	Pass	Pass	
	1	Pass	Pass	NA	NA	NA	NA			Pass	Pass	
	0	NA	NA	NA	NA	Fail	NA			Pass	Pass	
2	1	Pass	Pass	NA	NA	NA	NA	Pass	Pass	Pass	Pass	
	2	Pass	Pass	NA	NA	NA	NA			Pass	Pass	
	2	NA	NA	Pass	Pass	Pass	Pass		Pass	Pass	Pass	
3	0	Pass	Pass	NA	NA	NA	NA	Pass		Pass	Pass	
	1	Pass	Pass	NA	NA	NA	NA			Pass	Pass	
	1	NA	NA	NA	NA	Fail	NA			Pass	Pass	
4	2	Pass Pass		NA	NA	NA	NA	Pass	Pass	Pass	Pass	
	0	Pass	Pass	NA	NA	NA	NA			Pass	Pass	
	0	NA	NA	NA	NA	Fail	NA			Pass	Pass	
5	1	Pass	Pass	NA	NA	NA	NA	Pass	Pass	Pass	Pass	
	2	Pass	Pass	NA	NA	NA	NA			Pass	Pass	
	2	NA	NA	NA	NA	Fail	NA			Pass	Pass	
6	0	Pass	Pass	NA	NA	NA	NA	Pass	Pass	Pass	Pass	
	1	Pass	Pass	NA	NA	NA	NA			Pass	Pass	
	0	NA	NA	NA	NA	Fail	NA			Pass	Pass	
7	1	Pass	Fail	NA	NA	NA	NA	Pass	Pass	Pass	Pass	
	2	Pass	Pass	NA	NA	NA	NA			Pass	Pass	
	2	NA	NA	Pass	Pass	Pass	Pass			Pass	Pass	
8	0	Pass	Pass	NA	NA	NA	NA	Pass	Pass	Pass	Pass	
	1	Pass	Pass	NA	NA	NA	NA			Pass	Pass	
	0	NA	NA	Pass	Pass	Pass	Pass			Pass	Pass	
9	1	Pass	Pass	NA	NA	NA	NA	Pass	Pass	Pass	Pass	
	2	Pass	Pass	NA	NA	NA	NA			Pass	Pass	

Table 5.13: PROPERTIES CHECK OF CACHES OF PROCESSORS 0, 1 & 2

5.4 Summary

In this chapter, a benchmark case study, Cache Controller, has been run. The results demonstrated that the proposed model can handle parallel/distributed systems significantly. The specification of a cache controller system is given in Interval Temporal Logic (ITL), while the runtime verification is given in Tempura language and implemented using AnaTempura. The set of properties of interest such as memory consistency and cache coherence are met, proved, and satisfied.

Chapter 6

Evaluation of Parallel Runtime Verification Framework (PRVF)

Objectives:

- To introduce MATLAB
- To link AnaTempura to MATLAB
- To produce Correctness Properties of the Cache Controller System
- To evaluate Parallel Runtime Verification Framework (PRVF)
- To present Discussion and Related Work

6.1 Introduction

In the previous chapter, Chapter 5, the case study of private L2 Cache Memory was designed, modelled, and implemented using the runtime verifier AnaTempura. The implementation has successfully met the expected behaviour of the system and fulfilled correctness properties set earlier. However, in this chapter I will run random and independent evaluation techniques using MATLAB as external tools in order to exclude any bias judgement upon the proposed model, Parallel Runtime Verification Framework (PRVF), with regards to its reliability, efficiency, performance, robustness etc..

In order to be able to use MATLAB for this purpose, a set of practical steps have to be applied to integrate AnaTempura, which is the primary tool for the implementation of the case study, with MATLAB. The integration step plays a primary role in order to completely allow AnaTempura to communicate natively with MATLAB. This communication between these two powerful tools will complement the process towards comprehensive evaluation techniques.

In this chapter, MATLABI and a brief description are given. Afterwords, I will explain in details how to integrate AnaTempura with MATLAB. An illustration of such integration using simple Tempura, Tcl, and shell scripts will serve as a basic understanding of the whole process of the evaluation techniques.

Once AnaTempura and MATLAB are integrated, I will import assertion data from AnaTempura during the runtime verification and pass these data to MATLAB in order to conduct evaluation techniques. After that, MATLAB produces a comprehensive evaluation based on the received data via the assertion data which were generated within AnaTempura. Then the evaluation outcomes and judgements of both tools, AnaTempura against MATLAB, are compared. If both evaluation outcomes and judgements are identical, the proposed model is reliable, efficient, performing and robust. If otherwise, vice versa, and a reconsideration of the proposed model is essential.

6.2 MATLAB

MATLAB is the acronym for MATrix LABoratory which was developed by MathWorks to serve as a multi-paradigm numerical computing environment and proprietary programming language. MATLAB supports the data to be represented as matrix in order to allow matrix manipulations, representing function and data in plots, algorithms implementation, interface creation, interacting and interfacing with other programming languages such as Java, C, C++, C#, Fortran and Python [164]. The advantage of supporting these common programming languages allows the users of other programming languages via shell scripts written in C, for instance, to integrate models built in programming languages not supported by MATLAB directly.

MATLAB has a package called Simulink which plays a primary role in graphical multidomain simulation and model-based design for dynamic and embedded systems. In 2018, the number of users MATLAB exceeded three million worldwide from multiple disciplines [165].

Besides being a high-performance language, MATLAB has powerful features including modelling, analysing, and prototyping technical computation. MATLAB enables the computation to be natively expressed in mathematical notation which enhances the delivered solutions. Mainly, MATLAB is used for the following purposes: [7]

- Mathematics and Computation
- Algorithm Development
- Modelling, Simulation, and Prototyping
- Data Analysis, Exploration, and Visualization
- Scientific and Engineering Graphics
- Application Development, including Graphical User Interface building

6.3 Integrating MATLAB and AnaTempura

AnaTempura is a runtime verifier of systems using Interval Temporal Logic (ITL) and its executable subset Tempura. For more information about AnaTempura refer to Section 4.2, Chapter 4 as it is completely covered in this chapter. Tempura interpreter is programmed in C language. This makes it advantageous so an integration of MATLAB and AnaTempura can be done via Bourne shell scripts [39]. I prefix the shell by the author's name Stephen Bourne, in order to distinguish it from other shell languages. However, in the next sections, I use only "shell" instead of "Bourne shell". Shell scripts have the file extension ".*sh*" in which they are computer programs designed to be run by the Unix shell, a command-line interpreter. The various dialects of shell scripts are considered to be scripting languages. Typical operations performed by shell scripts include file manipulation, program execution, and printing text[135].

6.3.1 Running MATLAB

MATLAB can be run using Microsoft Disk Operating System MS-DOS or Linux/macOS Terminals by typing the short command:

1 matlab

This simple command runs MATLAB in the machine either as a desktop version or internally within the DOS or Terminal. The desktop version is the default option, alternatively, simply just add the flag "-desktop" to the previous command as follows:

```
1 matlab -desktop
```

Otherwise, "-nodisplay -nodesktop" flags force MATLAB to run without the desktop GUI and run it internally whether within the MS-DOS, Terminal, or within other tools such as AnaTempura:

¹ matlab -nodisplay -nodesktop

Once MATLAB is run within external systems as Figure 6.1 illustrates, it offers all of its powerful features via loading MATLAB scripts, and executing MATLAB commands natively as they were being executed in MATLAB environment.



Figure 6.1: Running MATLAB

A matrix C of 1 row, 3 columns (1 \times 3 matrix), which has these values C = [1, 2, 3] can be created and retrieved by typing the following script:

```
Listing 6.1: Creating & Retrieving Matrix in MATLAB
```

```
1 M=[1,2,3];
2 M % Display M
3 A=M(:,:); % Colon mark displays all rows, columns.
4 A
5 B=M(1,2); % Display the cell at row 1, column 2.
6 B
```



Figure 6.2: MATLAB Script

The percentage mark "%" is used to comment. Figure 6.2 illustrates the outputs after the execution of this short script using macOS Terminal.

MATLAB can be run as well via a shell script. For instance, the shell script in Listing 6.2 runs MATLAB first then runs a MATLAB script as Listing 6.3 illustrates:

Listing 6.2: Shell Runs MATLAB & "Arithmetic.m"

7 #!/bin/sh

```
8 matlab -nosplash -nodesktop -r "run('Arithmetic.m');"
```

The above shell script first runs MATLAB in non-desktop GUI mode, while MATLAB script "Arithmetic.m" presents how arithmetic operations can be done in MATLAB language as follows:

Listing 6.3: MATLAB Code "Arithmetic.m"

```
1 X=10;Y = 2;
```

```
2 fprintf('%d * %d = %d\n',X,Y,X*Y);
```

- 3 fprintf('%d / %d = %d\n',X,Y,X/Y);
- 4 fprintf('%d + %d = %d\n',X,Y,X+Y);
- 5 fprintf('%d %d = %d\n',X,Y,X-Y);
- 6 fprintf('%d mod %d = %d\n', X, Y, mod(X, Y));

Figure 6.3 illustrates the output for the execution of MATLAB script in Listing 6.3 after being called via the shell script in Listing 6.2:

Nayefs-MacBook-Pro:Example 1 nayef.h.alsham -r "run('Arithmetic.m');"	mari\$ matlab -nosplash -nodesktop
<pre>< M A T L A B (Copyright 1984-2019 The M R2019a Update 1 (9.6.0.109923 April 12, 20</pre>	R) > athWorks, Inc. 1) 64-bit (maci64) 19
To get started, type doc. For product information, visit www.mathwork	s.com.
10 * 2 = 20 10 / 2 = 5 10 + 2 = 12	
10 - 2 = 8 10 mod 2 = 0 >>	

Figure 6.3: MATLAB Arithmetic Script Output

This short tutorial of how MATLAB is run and how to run scripts written in MATLAB is for demonstration sake. For more information and tutorials visit MATLAB website [164].

6.3.2 AnaTempura Runs MATLAB

AnaTempura can run external programs or systems by annotating the name of these programs or systems written in different languages. This annotation then executes whatever is written inside these programs or shell scripts. Every annotation is assigned to a unique process identification *Pid*, so they do not clash or delay the execution time. For instance, the annotation within a Tempura program in Listing 6.4, run by AnaTempura, calls Tcl, Java, C programs and shell script as external programs:

Listing 6.4: Annotation within Tempura Program

```
1 Tempura code . . .
2 /* tcl Cache 0 */
3 /* java Hello 1 */
4 /* prog Fac 2 */
```

```
5 /* prog Script.sh 3 */
```

```
6 Tempura code . . .
```

These markers "/*" and "*/" are used respectively to open and close comments . However, the texts between these markers are sometimes executable in case they are prefixed by keywords such as tcl, java, prog; in these cases, they call external programs independently. Processes Pid_0 , Pid_1 , Pid_2 and Pid_3 are assigned to Tcl, Java, C programs and Shell script respectively. Process Pid_3 calls the shell script to be executed. The shell script runs MATLAB as explained above, and it also runs the MATLAB script which is already created to do some specific computations. The execution of these various programming languages and shell scripts enriches AnaTempura and empowers it to be used widely.

The integration procedures are going to be thoroughly explained and demonstrated in this section. First of all, a Tempura program has to be created as Listing 6.5 illustrates:

```
Listing 6.5: Tempura Program "Hello.t"
```

```
1 load "../../library/conversion".
 load "../../library/exprog".
2
  load "../../library/tcl".
  /* tcl Hello 0 */
5 /* prog Hello.sh 1 */
 set print_states = false.
 define Send_To_MATLAB(C) = {
  tcl("init",[C]) and
8
9
      always tclbreak()
10 }.
  /* run */ define Test() = exists C: {
11
      input C and output C and len(0) and Send_To_MATLAB(C)
12
13 }.
```

Annotations are made in line 4 and 5. Annotation in line 4 calls a Tcl program "Hello.tcl" as Listing 6.6 illustrates, and the process assigned to executed it is Pid_0 , while the annotation in line 5 calls the shell script "Hello.sh", as Listing 6.7 illustrates, and the execution of the shell script is assigned to process Pid_1 . The Tempura program in Listing 6.5 initialises a state variable called "C". The value of this state variable is entered via AnaTempura monitor at runtime, and it has to be suffixed by a dot mark "." in order to carry on the execution and receive the input of "C". Without the dot mark, AnaTempura monitor waits until doing so.

Line 12 in Listing 6.5 prompts the input to be entered and assigned to "C", then outputs the entered values. Afterwards, it passes the entered values to function **Send_To_MATLAB(C)**. This function is declared in line 7 of the same Listing. The function carries the input values of "C" and a connection with an external program written in Tcl is initialised as line 8 illustrates. The command **tcl("init",[C])** passes the input values received via AnaTempura monitor to a procedure **init** within a Tcl external program, in Listing 6.6, which has been already called via annotation command in line 4 of the same Listing. The inputs that were entered as Figure 6.4 illustrates are "36.", "37." and "38.".



Figure 6.4: AnaTempura inputs numbers to file "input.txt"

The following Listing 6.6 is a Tcl program "Hello.tcl"; it receives the input values entered within AnaTempura monitor. The procedure **proc init** $\{nl\}$ in line 2 is the mediator as it was called within the previous Listing 6.5. The command in line 3 sets a list of index 0 in order to assign the received inputs to "C". Lines 4 to 6 create a text file "input.txt" then write to and read from this file.

Listing 6.6: Tcl Program "Hello.tcl"

```
1 namespace eval ::out {;
2 proc init {nl} {
3 set C [lindex $nl 0]
4 set fp [open "input.txt" a+]
5 puts $fp "$C"
6 close $fp
7 }
```

Once the writing process is done, the text file stores the input values entered to it via the AnaTempura monitor as Figure 6.5 illustrates:

in partore	

Figure 6.5: File Content for "input.txt"

At this point, the integration step is reached. The annotation in Listing 6.5, line 5 is entitled to execute the shell script in Listing 6.7. The script runs MATLAB in a non-desktop GUI mode, which means MATLAB will be loaded into AnaTempura monitor windows as external program of Pid_1 because this process has been assigned within the annotation in line 5. The flag "-r" in Listing 6.7, line 2 indicates that the following text enclosed in double quotations is a MATLAB code and has to be executed. Alternatively, a MATLAB script with the same code could be loaded instead of writing a MATLAB code within the shell script, but this short MATLAB code is meant to load the input text file "input.txt" which is already created by AnaTempura external program; it then retrieves that inputs entered in the text file. Listing 6.7 illustrates shell script "Hello.sh":

Listing 6.7: Shell Runs MATLAB & Load Data from "input.txt"

1 **#!/bin/sh**

2 matlab -nosplash -nodesktop -r "load('input.txt'); C=input(:,1)"

Figure 6.6 illustrates that MATLAB has been run externally within AnaTempura, and the inputs values entered into AnaTempura are delivered successfully to MATLAB, and they can be manipulated, analysed, simulated, etc.



Figure 6.6: MATLAB Reads from input file "input.txt"

The work of integrating AnaTempura with MATLAB is crucially important and original. Such an integration bridges the gap between runtime verification tools and MATLAB which offers a variety of toolboxes such as Model-Based Design Simulink, Fuzzy Logic, Robotics System, Aircraft Intuitive Design (AID), Statistics and Machine Learning and much more. MAT-LAB is trusted by millions of engineers, scientists, companies, industrials, institutions, universities, etc.. This diversity of applications is promising in the way that AnaTempura and MATLAB can play a great role together. The benefits are mutual for either systems, and they push each other's limitations.

By now, AnaTempura and MATLAB are integrated and can communicate natively. The next section sheds light on correctness properties of interest such as Memory Consistency and Cache Coherence State of MSI protocol. At runtime, these correctness properties have to be verified that they are met, proved, and satisfied. In order to perform this task the integration between AnaTempura and MATLAB have to be done to be able to compare the outcomes of AnaTempura and MATLAB.

6.4 Correctness Properties

According to Berkovich et al. [29], in computing systems, *Correctness* refers to the assertion that a system satisfies its specification. The system I used for the case study in Chapter 5 is a Private L2 Cache Memory of multi-core processor architecture. The proposed model, Parallel Runtime Verification Framework (PRVF), has implemented the case study successfully. How-ever, random and independent evaluation techniques are intended to be applied using MATLAB in order to exclude any bias judgement upon the proposed model using only AnaTempura. MAT-LAB is going to be used to produce another version of the judgement, and if both judgements are identical, the proposed model is then reliable, efficient, performing and robust.

Memory Consistency and Cache Coherence State of MSI Protocol properties are the correctness properties I intended to investigate. Each correctness property will be defined at first and then expressed formally in formal-based framework, Interval Temporal Logic (ITL). After that, AnaTempura will run the case study using the proposed model, PRVF, in order to monitor the behaviour of the system under scrutiny. Once AnaTempura runs the check of the system, MATLAB will be run by AnaTempura, and they will communicate with each other and exchange assertion data. AnaTempura makes its judgement, and simultaneously MATLAB makes its judgement too. The judgements checks are then compared and analysed using MATLAB toolboxes.

6.4.1 Revisiting The Case Study of Cache Controller

The case study was described and implemented thoroughly in the previous chapter, Chapter 5. In this section I will only run the case study using AnaTempura following the same steps applied earlier in the previous chapter; however, this time MATLAB is fully integrated with AnaTempura and will produce plotted charts representing the assertion data exchanged between AnaTempura and MATLAB. Screen shots of the case study being run are illustrated in Figures 6.7 & 6.8. Figure 6.7 displays the outcomes of the implementation of the case study using AnaTempura. The outcomes are formatted in a table where they are explained and analysed in Chapter 5.

	RELOAD	RE-RUN	SAVE	CLEA	R	RESET	BREAK												RUN	•	CHECK	•	E
ura	Help	About	External	0 E	xter	rnal 1	External 2	E	xternal 4 Ex	teri	nal 5												
ra 4	1%	D1 D2 -																					
rar	ndom_se	ed = 190	0037																				
bal	State	Pid	Opero	ation	1.	Addr	Binary Addr	. 1	Cache[Index]	I V	alid Bit	Dirty Bit	11	Гад	Hit-Miss	Data	Coherence State	Memory	[Addr]	>	Dato	a
		1(1)	1	L	1	14	0001110	1	Cache[110]	1	1	1	1	1	Write Miss	1 25 1	Modified[1]	Memor	y[00011	10]	>	-16	1
6)	1(2)	1 1	L	Ι	14 I	0001110	1	Cache[110]	1	0	0	1	-1	l	I -8 I	Invalid[2]	Memor	y[00011	10]	>	-16	- 1
		1(0)	1 1	L	Ι	14 I	0001110	I	Cache[110]	L	0	0	Ι	-1	l	I -8 I	Invalid[0]	Memor	y[00011	10]	>	-16	I
		1 1(1)	1 1	 I		6 1	0000110	1	Cache[110]	·	1	 I 1		0	Write Miss	1 0 1	Modified[1]	Memor		 107	>	-16	
:	L	1 1(2)	i 1	i i	i	6 i	0000110	i	Cache[110]	i i	0	i 0	i	-1		I -8 I	Invalid[2]	Memor	V F00001	101	>	-16	i
		1 1(0)	1 1	L	i.	6 1	0000110	I	Cache[110]	1	0	0	i.	-1	l .	I -8 I	Invalid[0]	Memor	00001	10]	>	-16	1
		1 2(2)		 a		2 1	0000010		Cache[010]		1			a	Read Miss	1 -16	Shared[2]	Memor		 107	>	-16	
2	2	2(0)	1 6	9	÷	2 1	0000010	÷	Cache[010]	i -	ø	1 0	÷	-1	Redu MESS	-8	Invalid[0]	Memor	v [000000	101	>	-16	÷
		1 2(1)	1 6	9	i.	2 1	0000010	Ì	Cache[010]	i.	0	0	i.	-1	l .	I -8 I	Invalid[1]	Memor	00000	10]	>	-16	I
							0000000		Cacho[000]					<u>0</u>	Write Micc		Modified[2]	Momor		 007		16	
3	3	2(0)	1 1	1	÷	0 1	0000000	÷	Cache[000]	÷.	0	1 0	÷	-1	WRITE MISS	1 -8 1	Invalid[0]	Memory	v L00000	001	>	-16	i
		1 2(1)	i 1	L	i.	0 i	0000000	i	Cache[000]	i -	0	0	i.	-1		I -8 I	Invalid[1]	Memor	00000	00]	>	-16	i
						15 1	0001111		Casha [111]					1	Dead Mine	16 1	Chanad [0]			 1 1 7		10	
	ı		1 6	9 A	-	15 1	0001111	- 1	Cache[111]	1	0	1 0	-	-1	Keda MISS	1 -8 1	Invalid[1]	Memory	700011	117	>	-10	- 1
		1 0(2)	ie	5	i	15 I	0001111	i	Cache[111]	i -	ø	i õ	i	-1		I -8 I	Invalid[2]	Memor	y[00011	11]	>	-16	i
									C					0	Deed Wit		M-4:6:-4527					10	
		2(2)	1 6	2	÷	0 1	0000000	÷	Cache[000]	÷	0	1 0	÷	-1	кеаа ніт	1 -8 1	Tnvalid[0]	Memory	700000	00] 001	>	-10	
		1 2(1)	ie	5	i	0 i	0000000	i	Cache[000]	i -	ø	i õ	i	-1		I -8 I	Invalid[1]	Memor	y[00000	00]	>	-16	i
							0000100		C					0	Dead Mine	10 1	Chanad [1]					10	
(5	1 1(2)	1 6	3	÷	4 1	0000100	÷	Cache[100]	÷.	0	1 0	÷	-1	Redu MISS	1 -8 1	Invalid[2]	Memory	F00001	00] 001	>	-16	i
		1 1(0)	i e	9	i	4 i	0000100	i	Cache[100]	i -	0	i 0	i	-1	l	I -8 I	Invalid[0]	Memor	00001	00]	>	-16	i
		1 2(2)					0000100		Cache [100]		1	· · · · ·		A	Write Micc	23	Modified[2]	Momer		 007	>		
	,	2(0)	1 1	L	÷	4 1	0000100	ï	Cache[100]	i i	0	0	i	-1	mille Miss	1 -8 I	Invalid[0]	Memory	V F 00001	001	>	-16	i
		1 2(1)	i 1	L	i.	4 1	0000100	Ì	Cache[100]	Ì.	0	0	i.	0	i i	I -16 I	Invalid[1]	Memor	00001	00]	>	-16	i
		1 2(2)	1 4	 a		5 1	0000101		Cache[1017			 I Ø		9	Read Miss	L -16 L	Shared[2]	Memor		 017	>	-16	
5	3	2(0)	1 6	9	÷	5 1	0000101	ï	Cache[101]	i i	0	0	÷	-1	Redu MESS	-10 I	Invalid[0]	Memory	V F 00001	017	>	-16	ł
		1 2(1)	1 6	9	i	5 i	0000101	i	Cache[101]	i	0	1 0	i	-1		I -8 I	Invalid[1]	Memor	00001	01]	>	-16	i
		1 1(1)	1 6	 N			0001001		Cache[001]					1	Pead Micc	1	Shared[1]	Momer		 017	>		
6	•	1 1(2)	1 6)	÷	9 1	0001001	ï	Cache[001]	i i	0	0	÷	-1	Redd MESS	-10 I	Invalid[2]	Memory	v F00010	017	>	-16	i
		1 1(0)	1 0	9	i	9 1	0001001	i	Cache[001]	i	ø	0	i	-1		I -8 I	Invalid[0]	Memor	00010	01]	>	-16	i

Figure 6.7: AnaTempura Run of L2 Cache Memory of Processors 0, 1 & 2

Figures 6.8 demonstrates the outcomes generated in the table of Figure 6.7 in order to visualise the outcomes and increase the understanding of the case study in addition to monitoring purposes.



Figure 6.8: Tcl Animation of L2 Cache Memory of Processors 0, 1 & 2

AnaTempura can now run MATLAB natively as an external programs as Figure 6.9 illustrates. These external windows of external programs of processors 4 & 5 are responsible for running two shell scripts annotated within Tempura program which is written to run the case study. The figure shows that MATLAB has been run successfully by AnaTempura in order to monitor and analyse the behaviour of the cache memory.



Figure 6.9: External Programs of AnaTempura for Processors 4 & 5

Figure 6.10 represents the assertion data file produced at runtime by the cache implementation and at the same time MATLAB loads this file and reads the data inside the file in order to do the analysis step.

_														
	● ● ● ▲ AssertionData.txt ~													
0	1	1	25	14	000000000000000000000000000000000000000	1	1	1	6	110	25	-16	1	
0	2	1	25	14	000000000000000000000000000000000000000	0	ø	-1	6	110	-8	-16	3	
0	Ø	1	25	14	000000000000000000000000000000000000000	ø	ø	-1	6	110	-8	-16	3	
1	1	1	0	6	000000000000000000000000000000000000000	1	1	0	6	110	0	-16	1	
1	2	1	0	6	000000000000000000000000000000000000000	0	0	-1	6	110	-8	-16	3	
1	0	1	ø	6	000000000000000000000000000000000000000	ø	ø	-1	6	110	-8	-16	3	
2	2	0	NaN	2	000000000000000000000000000000000000000	1	0	0	2	010	-16	-16	2	
2	0	0	NaN	2	000000000000000000000000000000000000000	0	0	-1	2	010	-8	-16	3	
2	1	0	NaN	2	000000000000000000000000000000000000000	0	0	-1	2	010	-8	-16	3	
3	2	1	0	0	000000000000000000000000000000000000000	1	1	0	0	000	0	-16	1	
3	0	1	0	0	000000000000000000000000000000000000000	0	0	-1	0	000	-8	-16	3	
3	1	1	0	0	000000000000000000000000000000000000000	0	0	-1	0	000	-8	-16	3	
4	0	0	NaN	15	0000000000000000000000000000001111	1	0	1	7	111	-16	-16	2	
4	1	0	NaN	15	0000000000000000000000000000001111	0	0	-1	7	111	-8	-16	3	
4	2	0	NaN	15	0000000000000000000000000000001111	0	0	-1	7	111	-8	-16	3	
5	2	Ø	NaN	0	000000000000000000000000000000000000000	1	1	ø	0	000	Ø	-16	1	
5	0	0	NaN	0	000000000000000000000000000000000000000	0	0	-1	0	000	-8	-16	3	
5	1	Ø	NaN	0	000000000000000000000000000000000000000	0	0	-1	0	000	-8	-16	3	
6	1	Ø	NaN	4	000000000000000000000000000000000000000	1	0	Ø	4	100	-16	-16	2	
6	2	0	NaN	4	000000000000000000000000000000000000000	0	0	-1	4	100	-8	-16	3	
6	0	Ø	NaN	4	000000000000000000000000000000000000000	0	0	-1	4	100	-8	-16	3	
7	2	1	23	4	000000000000000000000000000000000000000	1	1	0	4	100	23	-16	1	
7	0	1	23	4	000000000000000000000000000000000000000	0	0	-1	4	100	-8	-16	3	
7	1	1	23	4	000000000000000000000000000000000000000	0	0	Ø	4	100	-16	-16	3	
8	2	0	NaN	5	000000000000000000000000000000000000000	1	0	0	5	101	-16	-16	2	
8	0	0	NaN	5	000000000000000000000000000000000000000	0	0	-1	5	101	-8	-16	3	
8	1	0	NaN	5	000000000000000000000000000000000000000	0	0	-1	5	101	-8	-16	3	
9	1	0	NaN	9	000000000000000000000000000000000000000	1	0	1	1	001	-16	-16	2	
9	2	0	NaN	9	000000000000000000000000000000000000000	0	0	-1	1	001	-8	-16	3	
9	0	0	NaN	9	000000000000000000000000000000000000000	0	0	-1	1	001	-8	-16	3	

Figure 6.10: Dual Core Dual Processor System

All the source codes of the implementation of this case study are written in Tempura, Tcl, shell and MATLAB languages can be found in Appendix E. With regards to the produced out-

comes of the MATLAB scripts executed during runtime of AnaTempura, they are displayed in the next sections, Section 6.4.2 & 6.4.3.

6.4.2 Memory Consistency Property

A memory of a particular address is consistent if it holds the same value of at least one cache memory of the correspondent index. Otherwise, a memory is inconsistent. In the later case, a verdict of either true or false of a marker called dirty bit within cache memory architecture is switched accordingly. The dirty bit of the cache memory is true when cache memory and main memory of a correspondent address are inconsistent, otherwise, it is false. The correctness property of Memory Consistency can be formalised in Interval Temporal Logic (ITL) as follows:

 $\vdash \mathbf{Memory}[\mathbf{Addr}] = Cache[X][Index] \lor Cache[Y][Index] \lor Cache[Z][Index]$

A memory of address Addr has to be equivalent with at least one of cache memory indexes, *Index* of processor X, Y or Z. If the above formula is met, then a memory is consistent.

Now I will show the outcomes of the execution of MATLAB scripts that have been run within AnaTempura. A shell script has been annotated within a Tempura program; this shell script "CheckProperty1.sh" is responsible for running the MATLAB and then executing MATLAB script "Property1.m". The MATLAB script gathers and assigns the assertion data being created during the runtime of AnaTempura, and then plots these data in graphs for each state of the execution of the case study.

The number of states is 10, from state 0 until 9. Each single state is individually captured by this MATLAB script and representing data of every single state of the related rows and columns of the assertion data is in the text file as Figure 6.10 illustrates. For referencing the addresses of

main memory and the indexes of the cache memory, I use this format:

Memory[Addr] = DataCache[Pid][Index] = Data

Where,

Addr: indicates the requested address

Pid: indicates the processor identification

Index: indicates the entry within the cache of *Pid*

Value: indicates the data integer values

Noticed that, all the cache indexes is -8, while the main memory addresses data values is -16. Holding data -8 for the cache indexes means that cache indexes are empty and have no data yet. In contrast, a main memory holding data -16, means that the main memory is occupied and has data.

STATE 0: By referring to Figures 6.7 & 6.8, it can be found that the active processor is Pid_1 and always comes as the first graph of the plot, at top-left corner, while Pid_2 , Pid_0 are considered idles. In this state, the Pid_1 is the processor which requests to access address 14, Addr : 14. The requested address fetches its data to the correspondent cache index of Pid_1 in case the access is for reading RW = 0 (refer to Figure 6.7).

When the access is for writing, RW = 1, then the processor writes directly to the correspondent cache index, Index[6], without updating the main memory. As the data of the main memory of the requested address is not updated yet and is different from the data of the correspondent cache index, the memory at state 0 is inconsistent. Once another processor requests the same address, this particular cache of Pid_1 fetches data 25 to that processor. When this particular cache index of Pid_1 is replaced by another request, the old data gets copied into the correspondent main memory and becomes consistent. See Figure 6.11.



Figure 6.11: Memory Consistency Check at State 0

STATE 1: Processor Pid_1 writes to index 6 the data 0, Cache[1][6] = 0. The correspondent address of this cache index, Memory[6], is inconsistent as it has the data -16. Interestingly, at the previous state the old data of Cache[1][6] was 25 and because it is replaced by a new data 0 in this state, the old data gets moved to its correspondent memory address Memory[14]. The main memory of address 6 Memory[6] is inconsistent. See Figure 6.12.



Figure 6.12: Memory Consistency Check at State 1

STATE 2: Process Pid_2 requests to read address 2 and because address 2 is not available in the cache index of all the three processors, the main memory fetches the data of address 2 to the requester processor. The main memory of address 2, Memory[2], and the cache index of processor Pid_2 , index 2, Cache[2][2], have the same data, therefore, the main memory is consistent. See Figure 6.13.



Figure 6.13: Memory Consistency Check at State 2

STATE 3: Processor Pid_2 writes a new data 0 to index 0 which is the correspondent entry of the requested address 0. The cache index of Pid_2 is index 0, Cache[2][0] = 0, while the main memory of address 0 has different data Memory[0] = -16. Therefore, the main memory is inconsistent because it has not been updated yet. See Figure 6.14.



Figure 6.14: Memory Consistency Check at State 3

STATE 4: Address 15 is requested to be read by processor Pid_0 . Because the cache index of the correspondent address is empty, the main memory of the requested address 15 fetches its data, Memory[15] = -16, to cache index 7 of Pid_0 as follows Cache[0][7] = -16. The main memory of address 15 is consistent because it has at least one cache holding the same data. See Figure 6.15.



Figure 6.15: Memory Consistency Check at State 4

STATE 5: Processor Pid_2 requests to read address 0 which is recently modified and written to at state 3 by the same processor, Pid_2 . The data written to this cache index 0 is 0, therefore, cache index 0 of Pid_2 is Cache[2][0] = 0. The main memory of the requested address 0 is still not updated Memory[0] = -16, therefore, the main memory is inconsistent. See Figure 6.16.



Figure 6.16: Memory Consistency Check at State 5

STATE 6: The read request is initialised by processor Pid_1 to read address 4. As cache index 4 is empty, the main memory fetches data -16 to this cache index. Cache index 4 of processor Pid_1 is Cache[1][4] = -16, and the main memory of address 4 is Memory[4] = -16. Consequently, the main memory is consistent. See Figure 6.17.



Figure 6.17: Memory Consistency Check at State 6

STATE 7: Processor Pid_2 requests to write to address 4 a new data 23. Index 4 of Pid_1 from the previous state has got data -16 fetched by the main memory. At this state, index 4 writes new data by Pid_2 . Now there are two different data Cache[1][4] = -16 and Cache[2][4] = 23. Processor Pid_2 is the most updated, while Pid_1 is outdated at this state. Therefore, the main memory of address 4 Memory[4] = -16, is outdated, and it is inconsistent. See Figure 6.18.



Figure 6.18: Memory Consistency Check at State 7

STATE 8: Processor Pid_2 requests to read address 5. Because cache index 5 of processor 2 Cache[2][5] is empty, the main memory of address 5, Memory[5] = -16, fetches its data to the cache index, so it becomes Cache[2][5] = -16. As the cache memory of processor Pid_2 and the main memory have the same data, the main memory is consistent. See Figure 6.19.



Figure 6.19: Memory Consistency Check at State 8

STATE 9: Processor Pid_1 requests to read address 9. Cache index 1, Cache[1][1], of this correspondent address is empty, therefore, the main memory of address 9 fetches it data Memory[9] = -16 to this cache index, so it becomes Cache[1][1] = -16 which means that the main memory is consistent. See Figure 6.20.



Figure 6.20: Memory Consistency Check at State 9

6.4.3 Cache Coherence Property

The cache memory is coherent if it maintains one of the cache coherence protocols such as MSI, MESI, MOESI and many others [213]. The MSI Protocol is chosen because it is simple, and it serves the purpose. In section 5.2.2 I have covered the protocol and explained the meaning of the states the protocol indicates such as Modified, Shared and Invalid. Each state is shortened to one capital letter "**M**" for Modified, "**S**" for Shared, and "**I**" for Invalid. The following table, Table **??**, describes the allowed and forbidden occurrences of these MSI states of the cache memory in multi-core architecture:

Table 6.1: MSI Protocol

	Modified	Shared	Invalid
Modified	×	×	1
Shared	×	1	 Image: A second s
Invalid	 Image: A second s	 Image: A second s	 Image: A second s

This criteria is applicable on at least two entities or more. The Modified state "**M**" is highly restricted, and it does not accept any other states but Invalid "**I**". The Shared state "**S**" is less restricted; it accepts another cache block to be either Shared "**S**" or Invalid "**I**". The Invalid state "**I**" is tolerating, and it accepts all three states Modified "**M**", Shared "**S**" or Invalid "**I**".

Cache coherence can be achieved by maintaining MSI Protocol. This correctness property can be expressed formally in Interval Temporal Logic (ITL) as follows:

 $\vdash \mathbf{MSI} \operatorname{Protocol}[\mathbf{X}, \mathbf{Y}] = (State[X][Index] = Modified \land State[Y][Index] = Invalid) \lor \\ (State[X][Index] = Shared \land (State[Y][Index] = Shared \lor State[Y][Index] = Invalid)) \lor \\ (State[X][Index] = Invalid \land (State[Y][Index] = Modified \lor State[Y][Index] = Shared \lor \\ State[Y][Index] = Invalid))$

The formula expresses the allowed the MSI Protocol of two cache blocks for processors X and Y. When the MSI Protocol states meet this formula, then the correctness property of the cache coherence is satisfied.

The acronym of MSI Protocol states "**M**", "**S**" and "**T**" are replaced by "**1**", "**2**" and "**3**" respectively in MATLAB graphs in order to be able to plot them as integer values of y-axis, while x-axis represents the processors identification $Pid_{0,1,2}$.

STATE 0: By referring to Figures 6.7 & 6.8, it can be seen that processor Pid_1 modifies cache block 6 by writing data 25 to it, so it becomes Modified Cache[1][6] = 25 because the main memory is not updated yet and no other cache blocks share this new data. The same cache blocks of processors Pid0 & Pid2 are still empty, and are, therefore, Invalid. See Figure 6.21



Figure 6.21: Cache Coherence & MSI Protocol Check at State 0

STATE 1: Processor Pid_1 writes a new data to the same cache index 6 which is written to in the previous state. The data is 0, Cache[1][6] = 0, MSI state of this cache index is Modified as neither the main memory nor the other cache blocks hold the new written data. The other processors $Pid_0 \& Pid_2$ are still Invalid. See Figure 6.22



Figure 6.22: Cache Coherence & MSI Protocol Check at State 1

STATE 2: Processor Pid_2 requests to read the main memory address 2. Cache index 2 of processor 2 Cache[2][2] = -16 and the main memory of address 2 Memory[2] = -16 share the same data. Therefore, the MSI protocol of Cache[2][2] is Shared, while the other processors are still empty, which means that their MSI states are Invalid. See Figure 6.23



Figure 6.23: Cache Coherence & MSI Protocol Check at State 2

STATE 3: Cache index 0 of processor 2 Cache[2][0] is Modified because a write request is made. The data in main memory of the correspondent address is different from this cache index. The other processors $Pid_0 \& Pid_1$ are empty, therefore, their MSI state are Invalid. See Figure 6.24



Figure 6.24: Cache Coherence & MSI Protocol Check at State 3
STATE 4: Processor Pid_0 requests to read a correspondent cache index 7 of the requested address 15, Cache[0][7]. The main memory Memory = -16 fetches its data to this cache index. Therefore, the MSI state of this cache block is Shared as it is consistent with the main memory data. The other processors are empty, and their MSI states are Invalid. See Figure 6.25



Figure 6.25: Cache Coherence & MSI Protocol Check at State 4

STATE 5: Processor Pid_2 requests to read address 0, because this address has recently been in state 3 and received a write request of data 0 to it. Therefore, at this state the requested read address returns 0, Cache[2][0] = 0. The MSI state is still Modified because the correspondent address in the main memory holds different data. The other processors, $Pid_0 \& Pid_1$, are Invalid.



Figure 6.26: Cache Coherence & MSI Protocol Check at State 5

STATE 6: Cache block 4 of processor 1 holds data -16 after it is fetched by the main memory of address 4 as a consequent of the read request initialised by Pid_1 . Therefore, Cache[1][4] =-16 which means that the MSI state of this cache block is Shared. Because the other processors $Pid_2 \& Pid_0$ are still empty, their MSI states are Invalid. See Figure 6.27



Figure 6.27: Cache Coherence & MSI Protocol Check at State 6

STATE 7: Processor Pid_2 requests to write data 23 to cache index 4, so it becomes Cache[2][4] = 23. This cache block of Pid_2 was Invalid in the previous state because it was empty. At this state, it becomes Modified as it has just received a new data while the main memory of the correspondent address is still not updated. Processor Pid_1 changes its cache block from being Shared at the previous state to Invalid at this state. Processor Pid_0 is still empty, therefore, it is Invalid too.



Figure 6.28: Cache Coherence & MSI Protocol Check at State 7

STATE 8: Processor Pid_2 requests to read cache index 5 and because this cache block is empty, the main memory of address 5 fetches its data, Memory[5] = -16 to it. The cache memory of processor 2 becomes Cache[2][5] = -16, which means it is in the Shared MSI state. Processors Pid_0 & Pid_1 are still empty, which means that their MSI states are Invalid.



Figure 6.29: Cache Coherence & MSI Protocol Check at State 8

STATE 9: Processor Pid_1 requests to read cache index 1, and because this cache block is empty, the main memory of address 9 fetches its data, Memory[9] = -16 to this cache block, so it becomes Cache[1][1] = -16. Therefore, this cache block has Shared MSI state while the other processors, Pid_0 & Pid_2 , have Invalid MSI states. See Figure 6.30



Figure 6.30: Cache Coherence & MSI Protocol Check at State 9

6.5 Discussion

The implementation of the case study of Cache Controller is deployed in order to measure the suitability and generality of the proposed model, Parallel Runtime Verification Framework (PRVF). As the proposed model is built and modelled using Tempura language, the subset execution version of Interval Temporal Logic (ITL) specification notation language, AnaTempura is used to run the case study in order to judge the model. I have illustrated the implementation of the case study and consequently the judgement of the used model in the previous chapter, Chapter 5.

In this chapter, I have deployed MATLAB to measure and judge the proposed model using AnaTempura. The integration steps have been covered thoroughly and illustrated visually in multiple figures. MATLAB gives the same judgement as the AnaTempura tool has gives of the implementation of the case study using the proposed model PRVF.

The data analysis of ten states of two correctness properties is given in addition to twenty figures, Figures 6.11 to 6.30. These data analysis and illustrations figures produced by MATLAB prove that the proposed model is reliable, efficient, performing and robust.

The proposed model, PRVF, offers four mechanisms of implementation based on communication, concurrency and execution preferences. These four different mechanisms were introduced in Chapter 3. Although two of these mechanisms are implemented in this PhD thesis, which are Shared-Varibale Interleaving Concurrency and Shared-Varibale True Concurrency, the implementation of the other mechanisms will lead to success and the same judgement of this mechanism.

The other mechanisms are Shared-Variable True Concurrency, Message-Passing Synchronous Execution and Message-Passing Asynchronous Execution. These mechanisms are formally expressed in algorithms and are also modelled in flowchart figures. For algorithms refer to Algorithms 3, 4, 5 respectively and for the flowcharts refer to Figures 3.8, 3.9, 3.10 respectively.

For instance, Shared-Variable True Concurrency mechanism varies from the one implemented in this PhD thesis. It runs multiple systems simultaneously, and it has to maintain the shared variable value and apply an explicit synchronisation and control mechanisms such as monitors [120], semaphores [79], atomic operations and mutual exclusion (*mutex*) in order to provide a consistent shared variable value. Message-Passing (A)synchronous Execution are uses Message-Passing for communication. The only difference between these two latter mechanisms is the execution preferences. Asynchronous Execution allows parallel systems to have different timing clocks; for instance, one system could start and finish its execution differently compared to another parallel system running at the same time. Synchronous Execution restricts the timing clocks for systems run in parallel and force these systems to start and finish their executions at the same moment. In other words, Asynchronous Execution has different timing clocks, while Synchronous Execution has identical timing clocks.

6.6 Related Work

Although the proposed model, Parallel Runtime Verification Framework (PRVF), is dedicated to handle parallel computing systems at runtime, it is suitable to be a generic model for parallel computing regardless of being deployed at runtime. This is due to the fact that it considers the fundamental aspects of parallelism at software and hardware levels.

There are several models for parallel computing such as Parallel Random Access Machine (PRAM), Parallel Memory Hierarchy (PMH), Bulk Synchronous Parallel (BSP) and LogP. Each of these models has pros and cons, and then an explanation of the reason I favour in the proposed model, PRVF, over the other parallel computing models follows.

In 1978, Fortune and Wyllie [94] proposed the Parallel Random Access Machine (PRAM) as a natural evolution of the classic Random Access Machine (RAM) model. Ever since, PRAM model is considered to be one of the most used models for parallel computing in general and for parallel algorithms and analysis specifically.

In the 1990s, the PRAM model was considered an unrealistic model for parallel algorithm design and analysis due to the fact that at time that simultaneous operations could not offer constant memory access times by computers. The implementation of PRAM model was not complex as its design algorithms were suggesting. However, the General Purpose Graphics Processing Unit (GPGPU) computing Application Programming Interfaces (APIs) was introduced in 2006 and consequently the model, PRAM, became relevant.

PRAM model has different four variations in order to make modelling parallel algorithms more realistic. These variations are a 2×2 matrix of two sets: {Exclusive,Concurrent} and {Read,Write}. These variations, therefore, are Exclusive Read Exclusive Write (EREW), Concurrent Read Exclusive Write (CREW), Exclusive Read Concurrent Write (ERCW) and Concurrent Read Concurrent Write (CRCW). These four variants are thoroughly explained in [205]. Concurrent writes have to meet one of the following protocols: *i*) *Common*, where all processors write the same value, *ii*) *Arbitrary*, where only one write is successful, the others are not applied, *iii*) *Priority*, where priority values are given to each processor (e.g., rank value), and the processor with the highest priority will be the one to write, *iv*) *Reduction*, where all writes are reduced by an operator (add, multiply, OR, AND, XOR). PRAM uses the shared memory model.

Alpern et al. [9] proposed Parallel Memory Hierarchy (PMH) model in 1993. The model was proposed to overcome the drawback of the PRAM model with regards to the constant time memory operations. Central Processing Units (CPUs) have memory hierarchies of registers, L1, L2 and L3 caches such as Intel Xeon E5 series and AMDs Opteron 6000 series. GPUs as well have registers, L1, L2 caches and global memory as a memory hierarchy such as Nvidia GTX 680 or AMDs Radeon HD 7850. Such memory hierarchies should be considered in the process of designing parallel algorithms.

A hierarchical tree of memory modules is used to define the PMH model. The processors are represented using the leaves while memory modules are represented using internal nodes. The more memory modules get closer to the processors, the faster, yet smaller, they become. On the other hand, the more memory modules get far from the processors, the slower, yet larger, they become.

Uniform Parallel Memory Hierarchy (UPMH) is a simplified version of PMH model, and it is easier to model an algorithm than use PMH itself. UPMH model complements other models such as PRAM and Bulk Synchronous Parallel (BSP). (U)PMH uses the shared memory model.

Leslie Valiant [277] introduced in 1990 a parallel computing model, the Bulk Synchronisation Parallel (BSP), with primary consideration of communication aspects. The model highly considers synchronisation and communication where a number of processors with fast local memory are connected via a network. The processors can communicate easily and send or receive messages between each other. The algorithm which is used to build BSP model is called super-step, where it consists of three steps as a parallel block of computation: i) local computation, where p is processors perform up to L local computations, ii) global communication, where processors can send and receive data among them, iii) barrier synchronization waits for all other processors to reach the barrier. BSP uses the message passing model.

Culler et al [67] proposed the LogP model in 1993. LogP and BSP both consider the communication aspects by focusing on modelling the cost of communication a set of distributed processors. The cost of local operations in LogP is one unit of time, while the network considers latency (L), overhead (o), gap (g), and processors (P). The latency for communicating a message contains a word from the source to the target processor. Overhead can be measured by the amount of time a processor needs to send or receive. Gap can be measured by the minimum amount of time between successive messages in a given processor, while processors are the number of processors.

Latency, overhead and gap are measured in cycles. LogP is synchronised by pairs of processors, while BSP uses global barriers of synchronisation. LogP considers a message overhead, while BSP does not. Therefore, the determination of which model to use depends on the need for local or global synchronisation and whether the communication is overhead. LogP uses the message passing model.

Comparing these parallel computing models to the proposed model in this PhD thesis, Parallel Runtime Verification Framework (PRVF), shows that PRVF considers both communication aspects such as the shared memory and message passing models unlike PRAM and PMH where they only use shared memory model. On the other hand, BSP and LogP use the message passing model in their algorithm designing and analysis. All models take into account two forms of concurrency, true and interleaving concurrency. In regards to (a)synchronous execution manners, PRAM and (U)PMH use asynchronous execution manner, while BSP and LogP both use (a)synchronous execution manner.

	PRAM	(U)PMH	BSP	LogP	PRVF
True Concurrency	 Image: A start of the start of	1	1	1	1
Interleaving Concurrency	 Image: A second s	1	1	1	1
Shared Memory	 Image: A set of the set of the	1	×	×	1
Message Passing	×	×	1	1	1
Synchronous Execution	×	×	1	1	1
Asynchronous Execution	 Image: A second s	1	1	1	1

Table 6.2: Parallel Computational Models

Table 6.2 illustrates a comparison between parallel computing models and the proposed model which is Parallel Runtime Verification Framework (PRVF). The comparison shows that PRVF fulfils all the aspects in the above table, while PRAM and (U)PMH models do not fulfil message passing communication programming model and synchronous execution manner. On the other hand, BSP and LogP models fulfil all aspects except the communication programming model of the shared memory. The comparison in this table shows the comprehensiveness of Parallel Runtime Verification Framework (PRVF) compared to the other parallel computing models.

6.7 Summary

MATLAB has been introduced in order to be used for evaluation purposes. MATLAB and AnaTempura have been linked and successfully communicated via exchanging assertion data. A demonstration has been given of how AnaTempura can run MATLAB natively. Correctness properties have been modelled formally and described in order to fulfil them. The behaviour of the cache controller case study has been detected and checked at runtime. MATLAB has captured the behaviour of cache controller by collecting the assertion data being generated by the model. The judgement upon the proposed model is made and a discussion and related work have been done as well. A comparison between parallel computing models and the proposed model is presented.

Chapter 7

Conclusion

Objectives:

- To present Thesis Summary
- To provide Comparison with Related Work
- To demonstrate Original Contribution
- To revisit Success Criteria
- To determine Limitations
- To predict Future Work
- To foresee Future Academic & Industrial Impact

7.1 Thesis Summary

In this PhD thesis, a formal and compositional framework for the development of monitoring system for parallel computer systems is introduced. The proposed approach uses a single formalism, namely, Interval Temporal Logic (ITL), for specifications of and reasoning about correctness properties. This approach uses an executable subset of ITL, namely, Tempura, to monitor system behaviour at runtime and build correctness properties in order to deliver a property check against system behaviour via the runtime verifier AnaTempura.

The proposed approach, Parallel Runtime Verification Framework (PRVF), is intended to monitor parallel system architectures to ensure correctness properties. I consider in this approach concurrency forms, communication models, and execution modes of parallel systems under scrutiny. Additionally, this approach considers models for the management of resource allocation, delay and timeout agents to increase the robustness and reliability of the proposed framework in such cases.

The implementation of the proposed framework shows its comprehensibility and ability to model generic parallel systems architectures. The models of concurrency, communication, execution models enable it to deal realistically with varieties of parallel system architectures such as multi-core processor architecture, and Java Remote Method Invocation (RMI). The proposed framework allows systems to run either true concurrency or interleaving concurrency forms. Also, it allows systems to communicate via either shared-variable or message-passing models. The framework takes into consideration different execution modes such as Synchronous and Asynchronous. Assertion points mechanism allows systems to run globally or locally to exchange assertion data in order to check the desired properties at runtime to satisfy correctness criteria of the whole system. It also models resource allocation to manage the process of acquisition of shared resources and make them accessible systematically. Delay in the execution of a certain global resource within a given time causes a termination of the system holding the global

CHAPTER 7. CONCLUSION

resource without updating it in order to deliver consistent resources.

A benchmark case study of cache controller was implemented to demonstrate robustness of the proposed framework. The cache controller is composed of three cores (processors), each core is intended to execute read/write operations to/from memory addresses which are requested to be made upon private L2 cache memory. The design of the cache controller system considers a realistic hardware design as modelled in hardware description language SystemVerilog [213]. The coherence protocol, namely, MSI is modelled and implemented to deliver consistency property of the cache memory and main memory. For simplification sake, I did not use a bus in the cache controller system. Alternatively, the snoopy cache coherence protocol is implemented to ensure that two processors that attempt to write to the same block at the same time are strictly ordered serially and atomically. This situation is called data race where only one processor wins the write operation. The concurrency form used for the cache controller case study is true concurrency which implies the application of mutual exclusion and subsequently lock-based solution to enforce the synchronisation property of the cache memory. However, the lock-based solution was not used because the coherence protocol MSI was used instead. In other words, such a protocol avoids the use of locks, which leads to delay and sometimes concurrency bugs such as deadlock and then termination of the execution. The MSI protocol has a mechanism to mark the modified shared resource, for instance, the cache block, as dirty cache block in case it has been modified and is inconsistent with other cache blocks or the corresponding main memory address. This mechanism allows the processor to continue its computation and avoid waiting until the shared resource gets unlocked which saves time and delivers consistency property.

The proposed model was randomly and independently evaluated using an external tool for this purpose in order to make the judgement upon the model unbiased. The external tool is MAT-LAB and for this sake, AnaTempura has been fully integrated with MATLAB. AnaTempura and MATLAB make a strongly homogeneous pair because they complements each other. Discussion, related work, and comparative analysis were presented in this PhD thesis.

7.2 Comparison with Related Work

A memory model of the proposed approach using a well-defined formalism Interval Temporal Logic (ITL) plays a major role in runtime verification of parallel programs because parallel programs need to systematically manage their access and use of shared resources in order to deliver consistent memory model and consequently global correctness properties satisfaction. In the related work in Chapter 2, Framing Variable and Transactional Memory (TM) approaches have been discussed. These approaches tackle a drawback of the formalism framework of Interval Temporal Logic (ITL) which is the absence of memory model. Interval Temporal Logic (ITL) has two kinds of variables which are static variable and state variable. The static variable does not change over time, whereas the state variable gets changed over time. The state variable has the flexibility to get updated in different states or over intervals, but the problem is that the state variable's value does not get inherited to the next states or over intervals; it becomes undefined.

Framing Variable is initiated by Hale [107] to overcome this shortcoming of the design of Interval Temporal Logic (ITL) formalism framework [190]. Also, Duan [295, 78] investigated Framing Variable and subsequently Projection Temporal Logic (PTL) is introduced as an ITL extension. Moreover, Duan introduced a new executable subset of PTL, namely, Framed Tempura. Framed Tempura has new operators such as projection *prj*, synchronous communication *await*, and framing operator *frame*. However, framing variable has what is called framing problem where an explicit statement has to be made if a variable does not change, bearing in mind that the memory cell update is a very costly operation.

Alternatively, a *stable* operator is used to model a memory which is intended to stabilise a list at different states or over intervals. A list construction is more powerful than a state variable construction intended to be framed to model benchmarks memory model such as the case study, cache controller.

On the other hand, El-kustaban [82, 80] formalised Transactional Memory (TM) in Interval

CHAPTER 7. CONCLUSION

Temporal Logic (ITL). However, there are still aspects that need to be imported to the provable abstract TM such as nested transactions and mechanisms of updating memory. The application of TM is limited and the debugging is difficult to place a breakpoint within the transaction. Transactional Memory (TM) has two major drawbacks which are space overhead and latency [68]. TM requires significant amounts of global and per-thread meta-data. Also, TM has high single-thread latency, usually two times compared to the lock-based technique.

The proposed approach adopts the lock-based technique although it is not been demonstrated in the case study of cache controller due to the involvement of cache coherence MSI Protocol. MSI protocol leaves a marker on modified shared cache block to indicate its state of coherence, to show whether it is consistent or inconsistent. Mutual Exclusion (Mutex) uses the lock-based technique; although it limits concurrency, it offers single-thread latency. Whereas, Transactional Memory (TM) has higher latency, it scales well [68].

7.3 Original Contribution

This PhD thesis develops a unified formal framework for the specification, verification, and implementation of Parallel Runtime Verification Framework (PRVF) using a single well-defined formalism, namely, Interval Temporal Logic (ITL). The proposed framework achieves:

- A general computational model for parallel computing architectures such as Multi-core, Java RMI. The framework fits any parallel computing architectures due to its comprehensibility and flexibility. It can be tailored according to the architecture design patterns.
- An executable version of the abstraction level of systems being implemented using Parallel Runtime Verification Framework (PRVF). A high-level (abstract) specification of a case study of cache controller is implemented using the framework PRVF in ITL. A low-level (concrete) design and implementation of the cache controller in Tempura/AnaTempura are delivered.

CHAPTER 7. CONCLUSION

- A formal executable specification of the cache controller system associated with the cache coherence protocol (MSI) is delivered in addition to snoopy protocol. A formal specification and verification of complete realistic behaviour of processor, cache memory, main memory. A formal modelling and concrete implementation of correctness properties for the cache controller system.
- A general computational model for handling different concurrency forms, communication models, and execution modes of parallel computing systems. In addition to a formal model of resource allocation, delay and timeout agents.
- A general algorithmic description of (PRVF) in terms of handling all perspectives of parallelism mentioned above in addition to the delivery of local/global properties verification at local/global levels of the framework.

7.4 Success Criteria Revisited

In the introduction chapter, number of success criteria is set as a measurement for this research. These success criteria are revised at this stage of this research to make a judgement according to what has been met of these success criteria which are:

1. Compositional requirements from several sources to handle local and global systems correctness:

This criterion allows to specify and reason about global systems correctness of several parallel programs. The development of our framework considers the composition of high-level abstract specifications of parallel programs in order to deliver the correctness properties of global systems. This new feature is the basis of performing further verification of low-level concrete design and implementation of such programs (see Chapters 4, 5, 6).

2. Compositional collection of assertion data from several sources to handle True/Interleaving Concurrency associated with Shared-Variable approach: Parallel programs run in either True/Interleaving concurrency associated with Shared-Variable communication model which have the ability to send and receive assertion data from several sources to verify local/global correctness properties (see Chapters 3, 4, 5, 6).

3. Compositional collection of assertion data from several sources to handle Synchronous/Asynchronous Communication links Channels/Shunts associated with Message-Passing approach:

Parallel programs running in either Synchronous/Asynchronous execution modes associated with Message-Passing communication model have the ability to send and receive assertion data from several sources to verify local/global correctness properties. Synchronous communication links use a construct, namely, *Channels*, while Asynchronous communication links use the construct, namely, *Shunts* (see Chapter 3).

4. The ability to execute agents concurrently and the introduction of resource allocation agents, and Delay and Timeout agents to model delay and timeout behaviour:

The management of resource allocation, delay and timeout agents play a major role in increasing the robustness and reliability of the framework in such cases. Agents running in parallel need to be coordinated when they access shared resources. Moreover, timing is modelled to increase performance of such monitoring systems and to avoid deadlock situation in case agents do not respond timely (see Chapter 3).

5. The use of lock-based technique to enforce Mutual Exclusion to deliver synchronisation:

The Shared-Variable based approach needs the synchronisation mechanism to deliver consistent and reliable resources which are shared by many parallel programs. Mutual Exclusion is applied via the use of lock-based solution upon such cases. The lock-based solution affects the performance of such programs but endorses the correctness of global properties of parallel programs (see Chapters 3, 4).

6. Checking correctness property of local systems at local/global levels. The inference of the correctness of global property from the correctness of a set of local properties of global systems:

Local systems can check their correctness properties locally at the local level (local verification & assertion phase) concurrently. The Framework allows such systems to perform this kind of correctness properties locally. Once local verification are made, the global verification phase at the global level collects all local correctness properties to form a global correctness property out of the local ones (see Chapters 3, 5, 6).

7.5 Limitations

The proposed computational model, Parallel Runtime Verification Framework (PRVF), has the following limitations:

- The decomposition paradigm allows breaking down the complex large systems into small groups accordingly in order to manage and coordinate their computation. The application of decomposition paradigm in this approach helps to model the correctness property of global properties. Guidelines for the mechanism of the decomposition of global properties would be helpful to a systematic understanding of the construction of such correctness properties.
- The proposed framework can not deal with the verification of parallel programs that run on several hosts. Multiple hosts have different environments which might infer the correctness of such programs and consequently harden the verification task. Programs being run in different hosts are subjected to different assumptions and commitments about the environments of those hosts.

• As a consequent of the previous limitation, the proposed model of the monitoring system in this research can only deal with programs that run on the same host. The assumptions and commitments about the environment of that host are identical; therefore, the verification task of the delivery of correctness properties is conveniently performed.

7.6 Future Work

Bob Floyd [93] and Tony Hoare [118] introduced *pre-* and *post-*conditions, what is so called Hoare triple or logic, to verify systems at this level of abstraction. System S satisfies a specification formulated as predicate pair of *precondition* P and *postcondition* R. Precondition P states the assumptions made of system S before the system gets executed, whereas, Postcondition Rstates the commitment which should be met after the execution of the system.

$$\{P\}S\{R\}$$

As a consequence of Hoare's Logic [118], the Assumption/Commitment style is developed to verify a set of properties of interest such as Cau and Collette in [45], Moszkowski in [195], and Zedan et al in [297]. Moszkowski [195] is the first to introduce Hoare's logic to Interval Temporal Logic (ITL). Hoare's logic's clause can be expressed in ITL as follows:

$$\vdash \omega \land Sys \supset fin \omega$$

where ω and ω' are state formulas have no temporal operators, *Sys* is some arbitrary temporal formula, and *fin* ω' is true on an interval iff ω' is true in the interval's final state. Moszkowski [195] addressed a drawback of *pre-* and *post-*condition approach which is the unsuitability for the specification and verification of continuous and parallel systems. Moszkowski claims the remedy of *pre-* and *post-*condition approach via the introduction of the Assumption/Commitment approach. According to Moszkowski [195], the first consideration of the latter approach is credited to Francez and Pnueli [95]. The expression of Assumption/Commitment in ITL is as follows:

$$\vdash \omega \land As \land Sys \supset Co \land fin \, \omega'$$

where:

 ω : state formula about initial state,

As: assumption about overall interval,

Sys: the system under consideration,

Co: commitment about overall interval,

 ω : state formula about final state.

According to Zhou [299], when compositional reasoning about systems run in parallel Sys_1 and Sys_2 , the composition can be modelled in Assumption/Commitment style as follows:

$\vdash \omega_1 \wedge As_1 \wedge$	Sys_1	$\supset Co_1 \wedge fin\omega_1$
$\vdash \omega_2 \wedge As_2 \wedge$	Sys_2	$\supset Co_2 \wedge fin\omega_2$

	$\vdash \omega$	$\wedge As$	\wedge	(Sys_1)		Sys_2	$) \supset Co$	$\wedge fin \iota$	ω
--	-----------------	-------------	----------	-----------	--	---------	----------------	--------------------	---

where:

 $\vdash \omega \subset \omega_1 \wedge \omega_2$ $\vdash As \lor Co_1 \subset As_2$ $\vdash As \lor Co_2 \subset As_1$ $\vdash Co_1 \lor Co_2 \subset Co$ $\vdash fin \, \omega_1^{`} \wedge fin \, \omega_2^{`} \subset fin \, \omega_1^{`}$

This kind of compositional reasoning about correctness properties enables monitoring system at a high-level (abstraction), such as PRVF, to deal with parallel programs running on several hosts. To transform these specifications expressed in Assumption/Commitment style into a lowlevel (implementation), an executable version is needed. Transforming these specifications into an executable version is intended in the future. The transformation of Assumption/Commitment from a high-level into a low-level shifts the proposed framework towards monitoring programs running in different hosts because the availability of modelling and execution of different environments might exist.

7.7 Future Impact

7.7.1 Academic

The development of runtime verification benchmarks that include parallel systems is a promising research topic due to the evolutionary shift in manufacturing multi-core architectures and the wide adoption of such architectures. Modern computers use multi-core processor architectures at the hardware/software levels in their design. Therefore, the performance and correctness of such applications are vital for daily life. The continuity of such research topic is commercially profitable and academically promising.

7.7.2 Industrial

The emergence of simulation based verification and validation techniques such as virtual commissioning is a sudden shift solution for testing automation systems even in the absence of the process that is subjected to control. The Distributed Control Systems (DCS) which are intended to control industrial processes might involve thousands of instruments, actuators and controllers running in parallel to boost performance and save time. These giant control systems are complex and rely on actuators and sensors. The probability of failures is high in harsh industrial environments due to the possibility of malfunctions and defects in actuators, sensors, or process equipment. According to OREDA, 92% of automated control and safety malfunctions of 10 international petroleum groups encountered are due to sensor or actuator malfunctions. This kind of defects of sensors and actuators implies the introduction of a failure-tolerant design to overcome this vulnerability of control systems. The shut down of any process in the field due to sensors or actuators failures might cause significant waste of materials and work hours which

CHAPTER 7. CONCLUSION

lead to profitability reduction. The lost in annual revenue in the United States caused by sensors and actuators malfunctions alone is tens of billion dollars [230].

The development of runtime verification benchmarks that include parallel control systems consider failure-tolerant design to avoid shutting down processes in the field due to sensors or actuators failures which cause catastrophic loses in annual revenues of industrials. Savolainen et al. [230] propose a runtime verification framework using plant simulation models created during the plant design process. The verification technique used in [230] is able to cover control software errors, sensors and actuators errors. However, I believe the development of parallel runtime verification framework is vital due to concurrency forms, communication models , and execution modes perspectives. Their importance to deliver correctness properties for such control systems which involve thousands of instruments, sensors, actuators which eventually run in parallel, access shared resources, and executes differently.

Another industrial impact of the development of parallel runtime verification is the correctness property of hardware and software writing of parallel processing programs. As the number of cores is doubled every two years, programmers who are interested in increasing performance have to be parallel programmers. Manufacturing hardware and software for multi-core processor architectures that make the writing of correct parallel processing programs leads to efficiency in performance and power as the number of cores per chip scales geometrically. The development of parallel runtime verification framework for such industrial fields of multi-core systems is a sudden shift towards correctness and performance [213].

Bibliography

- [1] Top500 supercomputer sites. URL https://www.top500.org/lists/2019/ 06/.
- [2] IEEE Standard for Software Verification and Validation. *IEEE Std 1012-1998*, pages 1–80, July 1998. doi: 10.1109/IEEESTD.1998.87820.
- [3] Amd ryzen 7 3800x ryzan desktop processors amd, 2019. URL https://www.amd. com/en/products/cpu/amd-ryzen-7-3800x.
- [4] Intel core i9-7980xe extreme edition processor, 2019. URL https://www.intel. com/content/www/us/en/products/processors/core/x-series/ i9-7980xe.html.
- [5] M. Abadi and Z. Manna. Temporal logic programming. *Journal of Symbolic Computation*, 8(3):277–295, 1989.
- [6] J.-R. Abrial. *Modeling in Event-B: system and software engineering*. Cambridge University Press, 2010.
- [7] S. Ackerman. What is matlab? online.[Online]. Available: Cimss.ssec.wisc.edu, 2019.
- [8] S. G. Akl and N. Salay. On computable numbers, nonuniversality, and the genuine power of parallelism. In *Emergent Computation*, pages 57–69. Springer, 2017.

- [9] B. Alpern, L. Carter, and J. Ferrante. Modeling parallel computers as memory hierarchies. In *Proceedings of Workshop on Programming Models for Massively Parallel Computers*, pages 116–123. IEEE, 1993.
- [10] R. Alur, T. A. Henzinger, and P.-H. Ho. Automatic symbolic verification of embedded systems. *Software Engineering, IEEE Transactions on*, 22(3):181–201, 1996.
- [11] J. Anderson, R. N. Watson, D. Chisnall, K. Gudka, I. Marinos, and B. Davis. Tesla: temporally enhanced system logic assertions. In *Proceedings of the Ninth European Conference* on Computer Systems, page 19. ACM, 2014.
- [12] T. Andrews, S. Qadeer, S. K. Rajamani, J. Rehof, and Y. Xie. Zing: Exploiting program structure for model checking concurrent software. In *International Conference on Concurrency Theory*, pages 1–15. Springer, 2004.
- [13] K. Apt, F. S. De Boer, and E.-R. Olderog. Verification of sequential and concurrent programs. Springer Science & Business Media, 2010.
- [14] L. Aronovich, Y. Toaff, G. Paz, and R. Asher. Managing global cache coherency in a distributed shared caching for clustered file systems, Jan. 3 2017. US Patent 9,536,104.
- [15] P. Avgustinov, J. Tibble, E. Bodden, L. Hendren, O. Lhoták, O. De Moor, N. Ongkingco, and G. Sittampalam. Efficient trace monitoring. In *OOPSLA Companion*, pages 685–686, 2006.
- [16] S. R. Azzam and S. Zhou. Applying rely/guarantee in compositional ontology alignment. GSTF Journal on Computing (JoC), 2(3), 2014.
- [17] C. Bacherler, B. Moszkowski, C. Facchi, and A. Huebner. Automated test code generation based on formalized natural language business rules. International Academy, Research and Industry Association (IARIA), 2012.

- [18] R. Backasch, C. Hochberger, A. Weiss, M. Leucker, and R. Lasslop. Runtime verification for multicore soc with high-quality trace data. ACM Transactions on Design Automation of Electronic Systems (TODAES), 18(2):18, 2013.
- [19] C. Baier, J.-P. Katoen, and K. G. Larsen. Principles of model checking. MIT press, 2008.
- [20] M. Balser, C. Duelli, W. Reif, and G. Schellhorn. Verifying concurrent systems with symbolic execution. In *Journal of Logic and Computation (Special Issue*. Citeseer, 2005.
- [21] H. Barringer and K. Havelund. Tracecontract: A scala dsl for trace analysis. In *Interna*tional Symposium on Formal Methods, pages 57–72. Springer, 2011.
- [22] H. Barringer, M. Fisher, D. Gabbay, G. Gough, and R. Owens. Metatem: A framework for programming in temporal logic. In *Stepwise Refinement of Distributed Systems Models*, *Formalisms, Correctness*, pages 94–129. Springer, 1990.
- [23] H. Barringer, A. Goldberg, K. Havelund, and K. Sen. Rule-based runtime verification. In International Workshop on Verification, Model Checking, and Abstract Interpretation, pages 44–57. Springer, 2004.
- [24] H. Barringer, D. Rydeheard, and K. Havelund. Rule systems for run-time monitoring: from eagle to ruler. *Journal of Logic and Computation*, 20(3):675–706, 2008.
- [25] H. Barringer, A. Groce, K. Havelund, and M. Smith. An entry point for formal methods: Specification and analysis of event logs. *arXiv preprint arXiv:1003.1682*, 2010.
- [26] S. Bäumler, M. Balser, F. Nafz, W. Reif, and G. Schellhorn. Interactive verification of concurrent systems using symbolic execution. *Ai Communications*, 23(2-3):285–307, 2010.
- [27] S. Bäumler, G. Schellhorn, B. Tofan, and W. Reif. Proving linearizability with temporal logic. *Formal aspects of computing*, 23(1):91–112, 2011.

- [28] P. Bellini, R. Mattolini, and P. Nesi. Temporal logics for real-time system specification. ACM Computing Surveys (CSUR), 32(1):12–42, 2000.
- [29] S. Berkovich, B. Bonakdarpour, and S. Fischmeister. Gpu-based runtime verification. In Parallel & Distributed Processing (IPDPS), 2013 IEEE 27th International Symposium on, pages 1025–1036. IEEE, 2013.
- [30] Y. Bertot and P. Casteran. An eatcs series, 2004.
- [31] A. Biere, A. Cimatti, E. Clarke, O. Strichman, and Y. Zhu. Advances in computers, 2003.
- [32] J. Borkowski. Hierarchical detection of strongly consistent global states. In Parallel and Distributed Computing, 2004. Third International Symposium on/Algorithms, Models and Tools for Parallel Computing on Heterogeneous Networks, 2004. Third International Workshop on, pages 256–261. IEEE, 2004.
- [33] J. Borkowski. Measuring and improving quality of parallel application monitoring based on global states. In *Parallel and Distributed Computing*, 2005. ISPDC 2005. The 4th International Symposium on, pages 113–120. IEEE, 2005.
- [34] J. Borkowski and M. Tudruj. Global states monitoring in execution control of parallel programs. In *Parallel and Distributed Computing*, 2008. ISPDC'08. International Symposium on, pages 419–423. IEEE, 2008.
- [35] J. Borkowski and M. Tudruj. Dynamic distributed programs control based on global program states monitoring. *Scalable Computing: Practice and Experience*, 13(2):173–186, 2012.
- [36] J. Borkowski and M. Tudruj. Global control in distributed programs with dynamic process membership. In Parallel, Distributed and Network-Based Processing (PDP), 2012 20th Euromicro International Conference on, pages 525–529. IEEE, 2012.

- [37] J. Borkowski, D. Kopanski, and M. Tudruj. Usage of global states-based application control. In *Parallel and Distributed Computing*, 2006. ISPDC'06. The Fifth International Symposium on, pages 309–316. IEEE, 2006.
- [38] J.-L. Boulanger. Formal methods: industrial use from model to the code. John Wiley & Sons, 2013.
- [39] S. R. Bourne. *The UNIX system*, volume 247. Addison-Wesley Reading, Massachusetts, 1983.
- [40] M. Broy, B. Jonsson, J.-P. Katoen, M. Leucker, and A. Pretschner. *Model-based testing of reactive systems: advanced lectures*, volume 3472. Springer, 2005.
- [41] R. E. Bryant and J. H. Kukula. Formal methods for functional verification. In *The best of ICCAD*, pages 3–15. Springer, 2003.
- [42] A. Burns and A. J. Wellings. *Real-time systems and programming languages*, volume 2097. Addison-Wesley, 2010.
- [43] C. Calcagno, M. Parkinson, and V. Vafeiadis. Modular safety checking for fine-grained concurrency. In *International Static Analysis Symposium*, pages 233–248. Springer, 2007.
- [44] S. Campos and O. Grumberg. Selective quantitative analysis and interval model checking: Verifying different facets of a system. In *Computer Aided Verification*, pages 257–268. Springer, 1996.
- [45] A. Cau and P. Collette. Parallel composition of assumption-commitment specifications. *Acta Informatica*, 33(2):153–176, 1996.
- [46] A. Cau and B. Moszkowski. Using pvs for interval temporal logic proofs, part 1: The syntactic and semantic encoding. Technical report, 2005.

- [47] A. Cau and H. Zedan. Refining interval temporal logic specifications. In *Transformation-Based Reactive Systems Development*, pages 79–94. Springer, 1997.
- [48] A. Cau and H. Zedan. The systematic construction of information systems. In Systems Engineering for Business Process Change, pages 264–278. Springer, 2000.
- [49] A. Cau, H. Zedan, N. Coleman, and B. Moszkowski. Using itl and tempura for largescale specification and simulation. In 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP 2008), pages 0493–0493. IEEE Computer Society, 1996.
- [50] A. Cau, C. Czarnecki, and H. Zedan. Designing a provably correct robt control system using a leanformal method. In *Formal Techniques in Real-Time and Fault-Tolerant Systems*, pages 123–132. Springer, 1998.
- [51] A. Cau, B. Moszkowski, and H. Zedan. Interval temporal logic. URL: http://www.cms. dmu. ac. uk/~ cau/itlhomepage/itlhomepage. html, 2006.
- [52] A. Cau, B. Moszkowski, and H. Zedan. Interval temporal logic. URL: http://www.cms. dmu. ac. uk/~cau/itlhomepage/itlhomepage. html, 2011.
- [53] A. Cau, H. Janicke, and B. Moszkowski. Verification and enforcement of access control policies. *Formal Methods in System Design*, 43(3):450–492, 2013.
- [54] A. Cau, B. Moszkowski, and H. Zedan. The itl homepage. *online.[Online]. Available: http://www. antonio-cau. co. uk/ITL/index.html*, 2015.
- [55] L. M. Censier and P. Feautrier. A new solution to coherence problems in multicache systems. *IEEE Transactions on Computers*, 100(12):1112–1118, 1978.
- [56] S. Chaki, E. M. Clarke, A. Groce, S. Jha, and H. Veith. Modular verification of software components in c. *IEEE Transactions on Software Engineering*, 30(6):388–402, 2004.

- [57] F. Chen and G. Roşu. Mop: an efficient and generic runtime verification framework. In Acm Sigplan Notices, volume 42, pages 569–588. ACM, 2007.
- [58] T. Chiba, M. Yoo, and T. Yokoyama. A distributed real-time operating system with distributed shared memory for embedded control systems. In *Dependable, Autonomic and Secure Computing (DASC), 2013 IEEE 11th International Conference on*, pages 248–255. IEEE, 2013.
- [59] C. M. Chow. Broadcasting with selective reduction: An alternative implementation and new algorithms. 1997.
- [60] T. S. Chow. Testing software design modeled by finite-state machines. *IEEE transactions* on software engineering, (3):178–187, 1978.
- [61] E. Clarke, O. Grumberg, S. Jha, Y. Lu, and H. Veith. Counterexample-guided abstraction refinement for symbolic model checking. *Journal of the ACM (JACM)*, 50(5):752–794, 2003.
- [62] E. M. Clarke and E. A. Emerson. Design and synthesis of synchronization skeletons using branching time temporal logic. In *Workshop on Logic of Programs*, pages 52–71. Springer, 1981.
- [63] E. M. Clarke, O. Grumberg, and D. Peled. *Model checking*. MIT press, 1999.
- [64] E. Cohen, M. Dahlweid, M. Hillebrand, D. Leinenbach, M. Moskal, T. Santen, W. Schulte, and S. Tobies. Vcc: A practical system for verifying concurrent c. In *International Conference on Theorem Proving in Higher Order Logics*, pages 23–42. Springer, 2009.
- [65] S. Colin and L. Mariani. Run-time verification. In *Model-Based Testing of Reactive Systems*, chapter 18, pages 525–555. Springer, 2005.

- [66] C. Colombo, G. J. Pace, and G. Schneider. Larva—safer monitoring of real-time java programs (tool paper). In 2009 Seventh IEEE International Conference on Software Engineering and Formal Methods, pages 33–37. IEEE, 2009.
- [67] D. Culler, R. Karp, D. Patterson, A. Sahay, K. E. Schauser, E. Santos, R. Subramonian, and T. Von Eicken. Logp: Towards a realistic model of parallel computation. In ACM Sigplan Notices, volume 28, pages 1–12. ACM, 1993.
- [68] L. Dalessandro, D. Dice, M. Scott, N. Shavit, and M. Spear. Transactional mutex locks. In *Euro-Par 2010-Parallel Processing*, pages 2–13. Springer, 2010.
- [69] B. d'Angelo, S. Sankaranarayanan, C. Sánchez, W. Robinson, B. Finkbeiner, H. B. Sipma,
 S. Mehrotra, and Z. Manna. Lola: Runtime monitoring of synchronous systems. In *12th International Symposium on Temporal Representation and Reasoning (TIME'05)*, pages 166–174. IEEE, 2005.
- [70] D. Dangi, S. Bhandari, and A. Bhagat. Analysis of shared memory in distributed and non distributed environment. In *Eco-friendly Computing and Communication Systems* (*ICECCS*), 2016 Fifth International Conference on, pages 114–118. IEEE, 2016.
- [71] A. Dasdan and R. K. Gupta. Timing issues in system-level design. In VLSI'98. System Level Design. Proceedings. IEEE Computer Society Workshop on, pages 124–129. IEEE, 1998.
- [72] W.-P. de Roever. The need for compositional proof systems: A survey. In *Compositional-ity: the significant difference*, pages 1–22. Springer, 1998.
- [73] S. Demri and M. Deters. Two-variable separation logic and its inner circle. *ACM Transactions on Computational Logic (TOCL)*, 16(2):15, 2015.

- [74] J. Derrick, G. Schellhorn, and H. Wehrheim. Proving linearizability via non-atomic refinement. In *International Conference on Integrated Formal Methods*, pages 195–214. Springer, 2007.
- [75] S. Dey and M. S. Nair. Design and implementation of a simple cache simulator in java to investigate mesi and moesi coherency protocols. *International Journal of Computer Applications*, 87(11), 2014.
- [76] A. B. Downey. The little book of semaphores. 2016.
- [77] D. Drusinsky. The temporal rover and the atg rover. In SPIN Model Checking and Software Verification, pages 323–330. Springer, 2000.
- [78] Z. Duan. An extended interval temporal logic and a framing technique for temporal logic programming. 1996.
- [79] N. Dunstan. Semaphores for fair scheduling monitor conditions. ACM SIGOPS Operating Systems Review, 25(3):27–31, 1991.
- [80] A. El-kustaban, B. Moszkowski, and A. Cau. Formalising of transactional memory using interval temporal logic (itl). In *Engineering and Technology (S-CET), 2012 Spring Congress on*, pages 1–6. IEEE, 2012.
- [81] A. El-kustaban, B. Moszkowski, and A. Cau. Specification analysis of transactional memory using itl and anatempura. In *Proceedings of International MultiConference of Engineers and Computer Scientists*, volume 2012, 2012.
- [82] A. M. A. El-kustaban. Studying and analysing transactional memory using interval temporal logic and anatempura. 2012.
- [83] E. A. Emerson. Temporal and modal logic. In *Formal Models and Semantics*, pages 995–1072. Elsevier, 1990.

- [84] E. A. Emerson and J. Y. Halpern. sometimes and not never revisited: on branching versus linear time temporal logic. *Journal of the ACM (JACM)*, 33(1):151–178, 1986.
- [85] D. Engler and K. Ashcraft. Racerx: effective, static detection of race conditions and deadlocks. In ACM SIGOPS Operating Systems Review, volume 37, pages 237–252. ACM, 2003.
- [86] J. L. Fiadeiro and T. Maibaum. Sometimes tomorrow is sometime. In *Temporal Logic*, pages 48–66. Springer, 1994.
- [87] C. J. Fidge. Partial orders for parallel debugging. ACM Sigplan Notices, 24(1):183–194, 1989.
- [88] M. Fisher. An introduction to executable temporal logics. *The Knowledge Engineering Review*, 11(01):43–56, 1996.
- [89] M. Fisher. An introduction to practical formal methods using temporal logic. John Wiley & Sons, 2011.
- [90] M. Fisher and R. Owens. Executable Modal and Temporal Logics: IJCAI'93 Workshop, Chambery, France, August 28, 1993: Proceedings. Springer, 1995.
- [91] C. Flanagan and S. N. Freund. Type-based race detection for java. In ACM SIGPLAN Notices, volume 35, pages 219–232. ACM, 2000.
- [92] C. Flanagan, S. N. Freund, M. Lifshin, and S. Qadeer. Types for atomicity: Static checking and inference for java. ACM Transactions on Programming Languages and Systems (TOPLAS), 30(4):20, 2008.
- [93] R. W. Floyd. Assigning meanings to programs. *Mathematical aspects of computer science*, 19(19-32):1, 1967.

- [94] S. Fortune and J. Wyllie. Parallelism in random access machines. In *Proceedings of the tenth annual ACM symposium on Theory of computing*, pages 114–118. ACM, 1978.
- [95] N. Francez and A. Pnueli. A proof method for cyclic programs. Acta Informatica, 9(2): 133–157, 1978.
- [96] M. D. Fraser, K. Kumar, and V. K. Vaishnavi. Informal and formal requirements specification languages: bridging the gap. *Software Engineering, IEEE Transactions on*, 17(5): 454–466, 1991.
- [97] M. Fu, Y. Li, X. Feng, Z. Shao, and Y. Zhang. Reasoning about optimistic concurrency using a program logic for history. In *International Conference on Concurrency Theory*, pages 388–402. Springer, 2010.
- [98] M. Fujita, S. Kono, H. Tanaka, and T. Moto-Oka. Tokio: Logic programming language based on temporal logic and its compilation to prolog. In *Third International Conference* on Logic Programming, pages 695–709. Springer, 1986.
- [99] C. A. Furia. A compositional world a survey of recent works on compositionality in formal methods. 2005.
- [100] D. Gabbay. Modal and temporal logic programming. In *Temporal logics and their appli*cations, pages 197–237. Academic Press Professional, Inc., 1987.
- [101] F. Gao, W. Luo, and C. Li. Overview of io queuing algorithm in distributed memory. DEStech Transactions on Computer Science and Engineering, (iccae), 2016.
- [102] H. J. Genrich and K. Lautenbach. System modelling with high-level petri nets. *Theoretical computer science*, 13(1):109–135, 1981.

- [103] D. Giannakopoulou and K. Havelund. Automata-based verification of temporal properties on running programs. In Automated Software Engineering, 2001.(ASE 2001). Proceedings. 16th Annual International Conference on, pages 412–416. IEEE, 2001.
- [104] R. Goldblatt. Logics of time and computation. 1987.
- [105] A. Gotsman, B. Cook, M. Parkinson, and V. Vafeiadis. Proving that non-blocking algorithms don't block. In ACM SIGPLAN Notices, volume 44, pages 16–28. ACM, 2009.
- [106] J. E. Gottschlich, G. A. Pokam, C. L. Pereira, and Y. Wu. Concurrent predicates: A debugging technique for every parallel programmer. In *Proceedings of the 22nd international conference on Parallel architectures and compilation techniques*, pages 331–340. IEEE Press, 2013.
- [107] R. Hale. Temporal logic programming. In *Temporal Logics and their applications*, pages 91–119. Academic Press Professional, Inc., 1987.
- [108] R. Hale and B. Moszkowski. Parallel programming in temporal logic. In PARLE Parallel Architectures and Languages Europe, pages 277–296. Springer, 1987.
- [109] R. W. S. Hale. *Programming in temporal logic*. PhD thesis, University of Cambridge, 1988.
- [110] J. Y. Halpern and Y. Shoham. A propositional modal logic of time intervals. *Journal of the ACM (JACM)*, 38(4):935–962, 1991.
- [111] D. Harel. Statecharts: A visual formalism for complex systems. Science of computer programming, 8(3):231–274, 1987.
- [112] T. A. Henzinger, P.-H. Ho, and H. Wong-Toi. Hytech: A model checker for hybrid systems. In *Computer aided verification*, pages 460–463. Springer, 1997.
- [113] T. A. Henzinger, R. Jhala, and R. Majumdar. Race checking by context inference. ACM SIGPLAN Notices, 39(6):1–13, 2004.
- [114] M. P. Herlihy and J. M. Wing. Linearizability: A correctness condition for concurrent objects. ACM Transactions on Programming Languages and Systems (TOPLAS), 12(3): 463–492, 1990.
- [115] M. D. Hill and M. R. Marty. Amdahl's law in the multicore era. *Computer*, 41(7), 2008.
- [116] M. G. Hinchey and R. Sterritt. Self-managing software. Computer, 39(2):107–109, 2006.
- [117] C. Hoare. Proof of a structured program: the sieve of eratosthenes. *The Computer Journal*, 15(4):321–325, 1972.
- [118] C. A. R. Hoare. An axiomatic basis for computer programming. *Communications of the ACM*, 12(10):576–580, 1969.
- [119] C. A. R. Hoare. Chapter II: Notes on data structuring. Academic Press Ltd., 1972.
- [120] C. A. R. Hoare. Monitors: An operating system structuring concept. In *The origin of concurrent programming*, pages 272–294. Springer, 1974.
- [121] C. A. R. Hoare. Communicating sequential processes. *Communications of the ACM*, 21 (8):666–677, 1978.
- [122] M. Huth and M. Ryan. Logic in Computer Science: Modelling and reasoning about systems. Cambridge university press, 2004.
- [123] H. Hwang and H.-J. Suh. A new cache contention management scheme for multicore systems. 2015.
- [124] B. Jacobs and F. Piessens. The verifast program verifier. 2008.

- [125] B. Jacobs, F. Piessens, J. Smans, K. R. M. Leino, and W. Schulte. A programming model for concurrent object-oriented programs. ACM Transactions on Programming Languages and Systems (TOPLAS), 31(1):1, 2008.
- [126] F. Jahanian and A. Goyal. A formalism for monitoring real-time constraints at run-time. In *Fault-Tolerant Computing*, 1990. FTCS-20. Digest of Papers., 20th International Symposium, pages 148–155. IEEE, 1990.
- [127] F. Jahanian and A. K. Mok. Safety analysis of timing properties in real-time systems. Software Engineering, IEEE Transactions on, (9):890–904, 1986.
- [128] J. JáJá. An Introduction to Parallel Algorithms. Addison Wesley Longman Publishing Co., Inc., Redwood City, CA, USA, 1992. ISBN 0-201-54856-9.
- [129] H. Janicke, F. Siewe, K. Jones, A. Cau, and H. Zedan. Analysis and run-time verification of dynamic security policies. In *Defence Applications of Multi-Agent Systems*, pages 92– 103. Springer, 2006.
- [130] H. Janicke, A. Cau, F. Siewe, and H. Zedan. Dynamic access control policies: Specification and verification. *The Computer Journal*, page bxs102, 2012.
- [131] H. Janicke, A. Nicholson, S. Webber, and A. Cau. Runtime-monitoring for industrial control systems. *Electronics*, 4(4):995–1017, 2015.
- [132] C. B. Jones. Development methods for computer programs including a notion of interference. Oxford University Computing Laboratory, 1981.
- [133] C. B. Jones. Specification and design of (parallel) programs. In *IFIP congress*, volume 83, pages 321–332, 1983.
- [134] C. B. Jones. Tentative steps toward a development method for interfering programs. ACM Transactions on Programming Languages and Systems (TOPLAS), 5(4):596–619, 1983.

- [135] B. W. Kernighan and R. Pike. *The Unix programming environment*, volume 270. Prentice-Hall Englewood Cliffs, NJ, 1984.
- [136] C. Kessler and J. Keller. Models for parallel computing: Review and perspectives. PARS Mitteilungen, 24(0177-0454):13–29, 2007.
- [137] M. Kim, M. Viswanathan, S. Kannan, I. Lee, and O. Sokolsky. Java-mac: A run-time assurance approach for java programs. *Formal methods in system design*, 24(2):129–155, 2004.
- [138] P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher,
 M. Schwarz, and Y. Yarom. Spectre attacks: Exploiting speculative execution. *ArXiv e-prints*, Jan. 2018.
- [139] S. Konur. A survey on temporal logics for specifying and verifying real-time systems. *Frontiers of Computer Science*, 7(3):370–403, 2013.
- [140] G. Kotonya and I. Sommerville. *Requirements engineering: processes and techniques*. Wiley Publishing, 1998.
- [141] J. Kovacs, G. Kusper, R. Lovas, and W. Schreiner. Integrating temporal assertions into a parallel debugger. In *European Conference on Parallel Processing*, pages 113–120. Springer, 2002.
- [142] D. J. Kuck. Parallel computing. In *Encyclopedia of Parallel Computing*, pages 1409–1416. Springer, 2011.
- [143] V. Kumar, A. Grama, A. Gupta, and G. Karypis. Introduction to parallel computing: design and analysis of algorithms. Benjamin/Cummings Publishing Company Redwood City, CA, 1994.
- [144] P. Ladkin. Logical time pieces. AI Expert, 2(8):58–68, 1987.

- [145] F. Laroussinie and P. Schnoebelen. A hierarchy of temporal logics with past. *Theoretical Computer Science*, 148(2):303–324, 1995.
- [146] J. Larus and C. Kozyrakis. Is tm the answer for improving parallel programming? Communication of the ACM, 51(7):80–88, 2008.
- [147] J. Lee, Y. Jun, and E. Seo. An enhanced dsm model for computation offloading. In Pervasive Computing and Communications (PerCom), 2017 IEEE International Conference on, pages 69–78. IEEE, 2017.
- [148] K. R. M. Leino, P. Müller, and J. Smans. Verification of concurrent programs with chalice. In *Foundations of Security Analysis and Design V*, pages 195–222. Springer, 2009.
- [149] C. Lengauer. Owicki-gries method of axiomatic verification. In *Encyclopedia of Parallel Computing*, pages 1401–1406. Springer, 2011.
- [150] M. Leucker. Teaching runtime verification. In International Conference on Runtime Verification, pages 34–48. Springer, 2011.
- [151] M. Leucker and C. Schallhart. A brief account of runtime verification. *The Journal of Logic and Algebraic Programming*, 78(5):293–303, 2009.
- [152] K. Li and P. Hudak. Memory coherence in shared virtual memory systems. ACM Transactions on Computer Systems (TOCS), 7(4):321–359, 1989.
- [153] X. Li, A. Cau, B. Moszkowski, N. Coleman, and H. Zedan. Proving the correctness of the interlock mechanism in processor design. In *Advances in Hardware Design and Verification*, pages 5–22. Springer, 1997.
- [154] Z. Li-yan, M. Long-hua, and Q. Ji-xin. Building hybrid real-time model in water industry systems. In *TENCON'02*. *Proceedings*. 2002 *IEEE Region 10 Conference on Computers*,

Communications, Control and Power Engineering, volume 3, pages 1439–1442. IEEE, 2002.

- [155] D. Libes. Exploring Expect: a Tcl-based toolkit for automating interactive programs. " O'Reilly Media, Inc.", 1995.
- [156] M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, S. Mangard, P. Kocher, D. Genkin,Y. Yarom, and M. Hamburg. Meltdown. *ArXiv e-prints*, Jan. 2018.
- [157] R. J. Lipton. Reduction: A method of proving properties of parallel programs. *Communi*cations of the ACM, 18(12):717–721, 1975.
- [158] X. Liu, Z. Chen, H. Yang, H. Zedan, and W. C. Chu. A design framework for system reengineering. In Software Engineering Conference, 1997. Asia Pacific... and International Computer Science Conference 1997. APSEC'97 and ICSC'97. Proceedings, pages 342– 352. IEEE, 1997.
- [159] L. Logrippo, T. Melanchuk, and R. J. Du Wors. The algebraic specification language lotos: An industrial experience. In ACM SIGSOFT Software Engineering Notes, volume 15, pages 59–66. ACM, 1990.
- [160] J. Magee and J. Kramer. State models and java programs. wiley, 1999.
- [161] A. Mahdi, B. Westphal, and M. Fränzle. *Transformations for Compositional Verification of Assumption-Commitment Properties*, pages 216–229. Springer International Publishing, Cham, 2014. ISBN 978-3-319-11439-2. doi: 10.1007/978-3-319-11439-2_17. URL http://dx.doi.org/10.1007/978-3-319-11439-2_17.
- [162] I. Marshall. Specification and synthesis in interval temporal logic. In Structured Methods for Hardware Systems Design, IEE Colloquium on, pages 4–1. IET, 1994.
- [163] M. R. Marty. Cache coherence techniques for multicore processors. ProQuest, 2008.

- [164] MathWorks. Matlab mathworks. online.[Online]. Available: mathworks.com, 2019.
- [165] T. MathWorks. Company overview. online.[Online]. Available: https://www.mathworks.com/content/dam/mathworks/tag-team/Objects/c/companyfact-sheet-8282v18.pdf, April 2018.
- [166] J. Mattai and M. Joseph. *Real-Time Systems: specification, verification, and analysis.* Prentice Hall PTR, 1995.
- [167] F. Mattern et al. Virtual time and global states of distributed systems. Parallel and Distributed Algorithms, 1(23):215–226, 1989.
- [168] J. A. McDermid and L. Barroca. Formal methods: Use and relevance for the development of safety critical systems. *Safety Aspects of Computer Control. Butterworth-Heinemann, Oxford, UK*, 9(6):1024–1032, 1993.
- [169] P. Melliar-Smith. Extending interval logic to real time systems. In *Temporal Logic in Specification*, pages 224–242. Springer, 1989.
- [170] R. Milner, R. Milner, R. Milner, and R. Milner. A calculus of communicating systems, volume 92. springer-Verlag Berlin, 1980.
- [171] J. Misra and K. M. Chandy. Proofs of networks of processes. Software Engineering, IEEE Transactions on, (4):417–426, 1981.
- [172] S. Mittal et al. Memory map: a multiprocessor cache simulator. *Journal of Electrical and Computer Engineering*, 2012, 2012.
- [173] S. Mohalik and R. Ramanujam. Assumption-commitment in automata. In International Conference on Foundations of Software Technology and Theoretical Computer Science, pages 153–168. Springer, 1997.

- [174] S. Mohalik and R. Ramanujam. A presentation of regular languages in the assumptioncommitment framework. In *Application of Concurrency to System Design*, 1998. Proceedings., 1998 International Conference on, pages 250–260. IEEE, 1998.
- [175] S. Mohalik and R. Ramanujam. Distributed automata in an assumption-commitment framework. *Sadhana*, 27(2):209–250, 2002.
- [176] A. K. Mok. Sartor-a design environment for real-time systems. In *Proc. 9th IEEE COMP-SAC*, pages 174–181, 1985.
- [177] M. Montali. Run-time verification. In Specification and Verification of Declarative Open Interaction Models, pages 289–304. Springer, 2010.
- [178] A. Montanari. Interval temporal logics model checking. In 2016 23rd International Symposium on Temporal Representation and Reasoning (TIME), pages 2–2, Oct 2016. doi: 10.1109/TIME.2016.32.
- [179] S. A. Moody, S. Kwok, and D. Karr. Simplegraphics: Tcl/tk visualization of real-time multi-threaded and distributed applications. In ACM SIGAda Ada Letters, volume 19, pages 60–66. ACM, 1999.
- [180] B. Moszkowski. A temporal analysis of some concurrent systems. In *The Analysis of Concurrent Systems*, pages 359–364. Springer, 1985.
- [181] B. Moszkowski. A temporal logic for multilevel reasoning about hardware. *Computer*, 18 (2):10–19, 1985.
- [182] B. Moszkowski. Executing temporal logic programs. 1986.
- [183] B. Moszkowski. Compositional reasoning about projected and infinite time. In *Engineering of Complex Computer Systems, 1995. Held jointly with 5th CSESAW, 3rd IEEE RTAW*

and 20th IFAC/IFIP WRTP, Proceedings., First IEEE International Conference on, pages 238–245. IEEE, 1995.

- [184] B. Moszkowski. Using temporal fixpoints to compositionally reason about liveness. In BCS-FACS 7th Refinement Workshop, electronic Workshops in Computing, London, pages 1996–4, 1996.
- [185] B. Moszkowski. A hierarchical analysis of propositional temporal logic based on intervals. arXiv preprint cs/0601008, 2006.
- [186] B. Moszkowski. Using temporal logic to analyse temporal logic: A hierarchical approach based on intervals. *Journal of Logic and Computation*, 17(2):333–409, 2007.
- [187] B. Moszkowski. Compositional reasoning using intervals and time reversal. In *Tempo-ral Representation and Reasoning (TIME)*, 2011 Eighteenth International Symposium on, pages 107–114. IEEE, 2011.
- [188] B. Moszkowski. A complete axiom system for propositional interval temporal logic with infinite time. *arXiv preprint arXiv:1207.3816*, 2012.
- [189] B. Moszkowski. Interconnections between classes of sequentially compositional temporal formulas. *Information Processing Letters*, 113(9):350–353, 2013.
- [190] B. Moszkowski. Compositional reasoning using intervals and time reversal. Annals of Mathematics and Artificial Intelligence, 71(1-3):175–250, 2014.
- [191] B. Moszkowski and D. P. Guelev. An application of temporal projection to interleaving concurrency. In *International Symposium on Dependable Software Engineering: Theories, Tools, and Applications*, pages 153–167. Springer, 2015.
- [192] B. Moszkowski and Z. Manna. Reasoning in interval temporal logic. Springer, 1984.

- [193] B. C. Moszkowski. Reasoning about digital circuits. Technical report, DTIC Document, 1983.
- [194] B. C. Moszkowski. Some very compositional temporal properties. In *Proceedings of the IFIP TC2/WG2.1/WG2.2/WG2.3 Working Conference on Programming Concepts, Methods and Calculi*, PROCOMET '94, pages 307–326, Amsterdam, The Netherlands, The Netherlands, 1994. North-Holland Publishing Co. ISBN 0-444-82020-5. URL http://dl.acm.org/citation.cfm?id=647320.721175.
- [195] B. C. Moszkowski. Compositional reasoning using interval temporal logic and tempura. In *Compositionality: The Significant Difference*, pages 439–464. Springer, 1998.
- [196] B. C. Moszkowski. An automata-theoretic completeness proof for interval temporal logic. In *International Colloquium on Automata, Languages, and Programming*, pages 223–234. Springer, 2000.
- [197] B. C. Moszkowski. A complete axiomatization of interval temporal logic with infinite time. In *Logic in Computer Science*, 2000. Proceedings. 15th Annual IEEE Symposium on, pages 241–252. IEEE, 2000.
- [198] B. C. Moszkowski, D. P. Guelev, and M. Leucker. Guest editors' preface to special issue on interval temporal logics. *Ann. Math. Artif. Intell.*, 71(1-3):1–9, 2014.
- [199] P. Müller. Formal methods–based tools for race, deadlock, and other errors. In *Encyclopedia of Parallel Computing*, pages 704–710. Springer, 2011.
- [200] T. Murata. Petri nets: Properties, analysis and applications. *Proceedings of the IEEE*, 77 (4):541–580, 1989.
- [201] M. Musuvathi, S. Qadeer, T. Ball, G. Basler, P. A. Nainar, and I. Neamtiu. Finding and

reproducing heisenbugs in concurrent programs. In *OSDI*, volume 8, pages 267–280, 2008.

- [202] G. J. Myers, T. Badgett, T. M. Thomas, and C. Sandler. The art of software testing, 2004.
- [203] F. Nafz, H. Seebach, J.-P. Steghöfer, S. Bäumler, and W. Reif. A formal framework for compositional verification of organic computing systems. In *International Conference on Autonomic and Trusted Computing*, pages 17–31. Springer, 2010.
- [204] M. Naik, A. Aiken, and J. Whaley. *Effective static race detection for Java*, volume 41. ACM, 2006.
- [205] C. A. Navarro, N. Hitschfeld-Kahler, and L. Mateu. A survey on parallel computing and its applications in data-parallel problems using gpu architectures. *Communications in Computational Physics*, 15(2):285–329, 2014.
- [206] P. W. O'Hearn, N. Rinetzky, M. T. Vechev, E. Yahav, and G. Yorsh. Verifying linearizability with hindsight. In *Proceedings of the 29th ACM SIGACT-SIGOPS symposium on Principles of distributed computing*, pages 85–94. ACM, 2010.
- [207] M. A. Orgun. Temporal and modal logic programming: an annotated bibliography. ACM SIGART Bulletin, 5(3):52–59, 1994.
- [208] M. A. Orgun and W. Ma. An overview of temporal and modal logic programming. In *Temporal logic*, pages 445–479. Springer, 1994.
- [209] M. A. Orgun and W. W. Wadge. Theory and practice of temporal logic programming. University of Victoria, Department of Computer Science, 1990.
- [210] J. L. Ortega-Arjona. Patterns for parallel software design, volume 21. John Wiley & Sons, 2010.

- [211] D. Padua. Encyclopedia of parallel computing. Springer Science & Business Media, 2011.
- [212] C.-S. Park and K. Sen. Concurrent breakpoints. In ACM SIGPLAN Notices, volume 47, pages 331–332. ACM, 2012.
- [213] D. A. Patterson and J. L. Hennessy. *Computer organization and design: the hardware/*software interface. Newnes, 2013.
- [214] A. Pnueli. The temporal logic of programs. In *Foundations of Computer Science*, 1977., 18th Annual Symposium on, pages 46–57. IEEE, 1977.
- [215] A. Pnueli. In transition from global to modular temporal reasoning about programs. Springer, 1985.
- [216] A. Pnueli and A. Zaks. Psl model checking and run-time verification via testers. *FM 2006: Formal Methods*, pages 573–586, 2006.
- [217] A. Pretschner and M. Leucker. Model-based testing–a glossary. In Model-based testing of reactive systems, pages 607–609. Springer, 2005.
- [218] X. Qiwen and H. Jifeng. A theory of state-based parallel programming: Part 1. In 4th Refinement Workshop, pages 326–359. Springer, 1991.
- [219] A. C. Rao, A. Cau, and H. Zedan. Visualization of interval temporal logic. In Proc. 5th Joint Conference on Information Sciences, pages 687–690, 2000.
- [220] D. Ravishanicar and J. R. Goodman. Cache implementation for multiple microprocessors. 1983.
- [221] R. Razouk and M. Gorlick. Real-time interval logic for reasoning about executions of real-time programs. In ACM SIGSOFT Software Engineering Notes, volume 14, pages 10–19. ACM, 1989.

- [222] T. Reinbacher, J. Geist, P. Moosbrugger, M. Horauer, and A. Steininger. Parallel runtime verification of temporal properties for embedded software. In *Mechatronics and Embedded Systems and Applications (MESA), 2012 IEEE/ASME International Conference on*, pages 224–231. IEEE, 2012.
- [223] W. Reisig. Petri nets: an introduction, volume 4 of eatcs monographs on theoretical computer science, 1985.
- [224] N. Rescher and A. Urquhart. *Temporal logic*, volume 220. Springer-Verlag New York, 1971.
- [225] W. P. D. Roever, Jr., and W. P. D. Roever. The quest for compositionality, 1985.
- [226] H. Roger. Using temporal logic for prototyping: the design of a lift controller. *University of Cambridge. England*, 1991.
- [227] B. Roscoe. The theory and practice of concurrency. 1998.
- [228] C. J. Rossbach, O. S. Hofmann, and E. Witchel. Is transactional programming actually easier? ACM Sigplan Notices, 45(5):47–56, 2010.
- [229] S. Sankar, D. Rosenblum, and R. Neff. An implementation of anna. In ACM SIGAda Ada Letters, number 2, pages 285–296. Cambridge University Press, 1985.
- [230] R. Savolainen, S. Sierla, T. Karhela, T. Miettinen, and V. Vyatkin. A framework for runtime verification of industrial process control systems. In 2017 IEEE 15th International Conference on Industrial Informatics (INDIN), pages 687–694, July 2017. doi: 10.1109/ INDIN.2017.8104856.
- [231] G. Schellhorn and S. Baumler. Formal verification of lock-free algorithms. In Application of Concurrency to System Design, 2009. ACSD'09. Ninth International Conference on, pages 13–18. IEEE, 2009.

- [232] G. Schellhorn, B. Tofan, G. Ernst, and W. Reif. Interleaved programs and rely-guarantee reasoning with itl. In *Temporal Representation and Reasoning (TIME), 2011 Eighteenth International Symposium on*, pages 99–106. IEEE, 2011.
- [233] G. Schellhorn, B. Tofan, G. Ernst, J. Pfähler, and W. Reif. Rgitl: A temporal logic framework for compositional reasoning about interleaved programs. *Annals of Mathematics and Artificial Intelligence*, 71(1-3):131–174, 2014.
- [234] H. Schildt. Java: the complete reference. McGraw-Hill Education Group, 2014.
- [235] P. Schnoebelen. The complexity of temporal logic model checking. Advances in modal logic, 4(393-436):35, 2002.
- [236] D. Scholefield, H. Zedan, and H. Jifeng. A specification-oriented semantics for the refinement of real-time systems. *Theoretical Computer Science*, 131(1):219–241, 1994.
- [237] R. L. Schwartz and P. M. Melliar-Smith. From state machines to temporal logic: Specification methods for protocol standards. In *The Analysis of Concurrent Systems*, pages 55–65. Springer, 1985.
- [238] R. L. Schwartz, P. M. Melliar-Smith, and F. H. Vogt. An interval logic for higher-level temporal reasoning. In *Proceedings of the second annual ACM symposium on Principles* of distributed computing, pages 173–186. ACM, 1983.
- [239] D. Schwartz-Narbonne. Assertions for debugging parallel programs. PhD thesis, Princeton University, 2013.
- [240] D. Schwartz-Narbonne, F. Liu, D. August, and S. Malik. Parallel assertions for debugging parallel programs. In *Formal Methods and Models for Codesign (MEMOCODE), 2011* 9th IEEE/ACM International Conference on, pages 181–190. IEEE, 2011.

- [241] D. Schwartz-Narbonne, F. Liu, D. August, and S. Malik. Passert: a tool for debugging parallel programs. In *International Conference on Computer Aided Verification*, pages 751–757. Springer, 2012.
- [242] D. Schwartz-Narbonne, G. Weissenbacher, and S. Malik. Parallel assertions for architectures with weak memory models. In *International Symposium on Automated Technology for Verification and Analysis*, pages 254–268. Springer, 2012.
- [243] K. Sen, G. Rosu, and G. Agha. Runtime safety analysis of multithreaded programs. In ACM SIGSOFT Software Engineering Notes, volume 28, pages 337–346. ACM, 2003.
- [244] D. S. Serra. A proof system for lock-free concurrency. PhD thesis, Faculdade de Ciências e Tecnologia, 2012.
- [245] J. H. Siddiqui, M. F. Iqbal, and D. Chiou. Parallel assertion processing using memory snapshots. In *Workshop on Unique Chips and Systems*, 2009.
- [246] S. F. Siegel. Model checking nonblocking mpi programs. In *International Workshop on Verification, Model Checking, and Abstract Interpretation*, pages 44–58. Springer, 2007.
- [247] F. Siewe. A compositional framework for the development of secure access control systems. De Montfort University, 2005.
- [248] F. Siewe, A. Cau, and H. Zedan. A compositional framework for access control policies enforcement. In *Proceedings of the 2003 ACM workshop on Formal methods in security engineering*, pages 32–42. ACM, 2003.
- [249] A. J. Smith. Cache memories. ACM Computing Surveys (CSUR), 14(3):473–530, 1982.
- [250] M. Solanki. Tesco-s: A framework for defining temporal semantics in owl enabled services. In W3C Workshop on Frameworks for Semantics in Web Services, 2005.

- [251] M. Solanki, A. Cau, and H. Zedan. Augmenting semantic web service descriptions with compositional specification. In *Proceedings of the 13th international conference on World Wide Web*, pages 544–552. ACM, 2004.
- [252] M. Solanki, A. Cau, and H. Zedan. Introducing compositionality in web service descriptions. In Distributed Computing Systems, 2004. FTDCS 2004. Proceedings. 10th IEEE International Workshop on Future Trends of, pages 14–20. IEEE, 2004.
- [253] J. M. Spivey. Understanding Z: a specification language and its formal semantics. Number 3. Cambridge University Press, 1988.
- [254] W. Stallings. *Computer organization and architecture: designing for performance*. Pearson Education India, 2000.
- [255] W. Stallings. Operating Systems: Internals and Design Principles— Edition: 8. Pearson, 2014.
- [256] P. Stenstrom. A survey of cache coherence schemes for multiprocessors. *Computer*, 23 (6):12–24, 1990.
- [257] N. Sterling. Warlock-a static data race analysis tool. In USENIx Winter, pages 97–106, 1993.
- [258] C. Stirling. A generalization of owicki-gries's hoare logic for a concurrent while language. *Theoretical Computer Science*, 58(1):347–359, 1988.
- [259] K. Stølen. Development of parallel programs on shared data-structures. University of Manchester, Department of Computer Science, 1990.
- [260] K. Stølen. An attempt to reason about shared-state concurrency in the style of vdm. In VDM'91 Formal Software Development Methods, pages 324–342. Springer, 1991.

- [261] K. Stølen. A method for the development of totally correct shared-state parallel programs. In *CONCUR'91*, pages 510–525. Springer, 1991.
- [262] K. Stølen. Assumption/commitment rules for dataflow networkswith an emphasis on completeness. In *European Symposium on Programming*, pages 356–372. Springer, 1996.
- [263] V. Stolz and E. Bodden. Temporal assertions using aspectj. *Electronic Notes in Theoretical Computer Science*, 144(4):109–124, 2006.
- [264] T. Takaoka. A systematic approach to parallel program verification. 1995.
- [265] D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing shared 12 caches on multicore systems in software. In Workshop on the Interaction between Operating Systems and Computer Architecture, pages 26–33. Citeseer, 2007.
- [266] C.-s. Tang. Toward a unified logical basis for programming languages. Technical report, DTIC Document, 1981.
- [267] R. B. Terwilliger. Please: a language combining imperative and logic programming. ACM SIGPLAN Notices, 23(4):103–110, 1988.
- [268] M. E. Thomadakis. The architecture of the nehalem processor and nehalem-ep smp platforms. *Resource*, 3:2, 2011.
- [269] B. Tofan. Compositional concurrent program verification with rgitl. 2014.
- [270] B. Tofan, S. Bäumler, G. Schellhorn, and W. Reif. Verifying linearizability and lockfreedom with temporal logic. Technical report, Technical report, Fakultät für Angewandte Informatik der Universität Augsburg, 2009.
- [271] B. Tofan, G. Schellhorn, and W. Reif. Formal verification of a lock-free stack with hazard pointers. In *International Colloquium on Theoretical Aspects of Computing*, pages 239– 255. Springer, 2011.

- [272] B. Tofan, G. Schellhorn, and W. Reif. Local rely-guarantee conditions for linearizability and lock-freedom. *Reports in Informatics*, 26, 2011.
- [273] B. Tofan, G. Schellhorn, G. Ernst, J. Pfähler, and W. Reif. Automated verification of critical systems (avocs 2013). *Electronic Communications of the EASST*, 66, 2013.
- [274] M. Tudruj, J. Borkowski, L. Masko, A. Smyk, D. Kopanski, and E. Laskowski. Program design environment for multicore processor systems with program execution controlled by global states monitoring. In *Parallel and Distributed Computing (ISPDC), 2011 10th International Symposium on*, pages 102–109. IEEE, 2011.
- [275] P. Tvrdik. Pram models, Jan. 2016. URL http://pages.cs.wisc.edu/ ~tvrdik/2/html/Section2.html#content.
- [276] R. Ulfsnes. Design of a snoop filter for snoop based cache coherency protocols. 2013.
- [277] L. G. Valiant. A bridging model for parallel computation. *Communications of the ACM*, 33(8):103–111, 1990.
- [278] W. M. van der Aalst, A. Hirnschall, and H. Verbeek. An alternative way to analyze workflow graphs. In *International Conference on Advanced Information Systems Engineering*, pages 535–552. Springer, 2002.
- [279] M. Y. Vardi and P. Wolper. An automata-theoretic approach to automatic program verification. In *Proceedings of the First Symposium on Logic in Computer Science*, pages 322–331. IEEE Computer Society, 1986.
- [280] M. Vasilevskii. Failure diagnosis of automata. *Cybernetics and Systems Analysis*, 9(4): 653–665, 1973.
- [281] Y. Venema. Temporal logic. Citeseer, 1998.

- [282] J. Villard, É. Lozes, and C. Calcagno. Tracking heaps that hop with heap-hop. In International Conference on Tools and Algorithms for the Construction and Analysis of Systems, pages 275–279. Springer, 2010.
- [283] W. Visser, K. Havelund, G. Brat, S. Park, and F. Lerda. Model checking programs. Automated Software Engineering, 10(2):203–232, 2003.
- [284] A. Vo, S. Vakkalanka, M. DeLisi, G. Gopalakrishnan, R. M. Kirby, and R. Thakur. Formal verification of practical mpi programs. *ACM Sigplan Notices*, 44(4):261–270, 2009.
- [285] J. W. Voung, R. Jhala, and S. Lerner. Relay: static race detection on millions of lines of code. In Proceedings of the the 6th joint meeting of the European software engineering conference and the ACM SIGSOFT symposium on The foundations of software engineering, pages 205–214. ACM, 2007.
- [286] W. W. Wadge. Tense logic programming: a respectable alternative. In Proc. of the 1988 International Symposium on Lucid and Intensional Programming, pages 26–32, 1988.
- [287] F. Wagner, R. Schmuki, T. Wagner, and P. Wolstenholme. *Modeling software with finite state machines: a practical approach.* CRC Press, 2006.
- [288] B. B. Welch, K. Jones, and J. Hobbs. *Practical programming in Tcl and Tk*, volume 1. Prentice Hall Professional, 2003.
- [289] J. C. Woodcock and B. Dickinson. Using vdm with rely and guarantee-conditions. In VDM'88 VDMThe Way Ahead, pages 434–458. Springer, 1988.
- [290] J. C. Wyllie. The complexity of parallel computations. Technical report, Cornell University, 1979.
- [291] Q. Xu. A theory of state-based parallel programming. PhD thesis, PhD thesis, Oxford University, 1992.

- [292] Q. Xu and M. Swarup. Compositional reasoning using the assumption-commitment paradigm. In *Compositionality: The Significant Difference*, pages 565–583. Springer, 1998.
- [293] Q. Xu, A. Cau, and P. Collette. On Unifying AssumptionCommitment Style Proof Rules for Concurrency. Springer, 1994.
- [294] H. Yang and M. Ward. Successful evolution of software systems. Artech House, 2003.
- [295] X. Yang and Z. Duan. Operational semantics of framed tempura. *The Journal of Logic and Algebraic Programming*, 78(1):22–51, 2008.
- [296] H. Zedan, A. Cau, and S. Zhou. A calculus for evolution. In *Proc. of The Fifth International Conference on Computer Science and Informatics (CS&I2000)*, volume 2, 2000.
- [297] H. Zedan, A. Cau, and B. Moszkowski. Compositional modelling: The formal perspective. 2005.
- [298] K. Zhang and M. A. Orgun. Parallel execution of temporal logic programs using dataflow computation. In *Proceedings of ICCI*, volume 94, pages 26–28. Citeseer, 1994.
- [299] S. Zhou. Compositional framework for the guided evolution of time-critical systems.2002.
- [300] S. Zhou, H. Zedan, and A. Cau. A framework for analysing the effect of change'in legacy code. In Software Maintenance, 1999.(ICSM'99) Proceedings. IEEE International Conference on, pages 411–420. IEEE, 1999.
- [301] S. Zhou, H. Zedan, and A. Cau. Run-time analysis of time-critical systems. *Journal of Systems Architecture*, 51(5):331–345, 2005.

Appendix A

Appendix A: Simulations & Animation

	AnaTempura: L2_Cache_MSL_v1_5			Simulation	
OPEN RELOAD RE-RUN SAVE CLEAR RESET BREAK		RUN - CHECK - EDIT - State Open.	Address Data St	ate Oper, Address Data	State Oper. Address Data
Tempura Help About External 9 External 1 External 2					
Proc. Disol Biol Disol Disol Biol State II: State	Mareas: 14 4(10; Brate: -14); Gland: State: 0 (1: Drop 11: 1: Tapi 10: 45: 1: Data: Data: Data: D	INA Destr. Lett Destr. Destr.	10 10 11 1 1 11 11 1 1 1 1 11 11 1 1 1 1 1 11 11 1 1 1 1 1 1 11 11 1 <t< th=""><th>Address Data Image: Control of the set of the</th><th>Ron Que Akénas Day Terres (1997) (1</th></t<>	Address Data Image: Control of the set of the	Ron Que Akénas Day Terres (1997) (1
•••Tempura break: program break. Evaluating: break Abort (a), Break (b) or Continue (c)?		Memory -16		000000000000000000000000000000000000000	00000000000000000000000000000000000000
1					

Figure A.1: CACHE CONTROLLER EXECU-Figure A.2: CACHE CONTROLLER SIMULA-
TIONTIONIN TEMPURA AT STATE 0IN ANATEMPURA AT STATE 0

• • •												E	Externa	al Outp	ut O					
tate 0	: Processor	ð is send	ling	Read r	eques	t from	Addr	ess: 14	, and	Data	: 8,	and G	lobal	State	: 0					
Tock=? 0,0,14,'	"0001110","1	10".0.1.(0,0,1	1.1."F	lead M	iss",-	8,-16	,"Inval	id",'	Share	d","@	00111	0",-1	6,-16]						
0,0,14,	"0001110","1	10",0,1,0	,0,1	-1,1,"R	tead M	LSS",-	8,-16	, "Inval	id",	Share	d","0	00111	0",-1	6,-16]	167					
оск=[0,0	0,14,-000111	9°, °110°,	0,1,0),0,1,-1	.,1, "к	300 ML	ss",-	8,-16,"	Inva	.ia ,	snare	a , e		ð ,-16	,-16J					
Pid	I Operation	Addr	Bi	nary Add	fr I C	ache[I	ndex]	Vali	d Bit	: Di	rty B	lit I	Tag I	Hit-	liss	I Data I	Coherence Stat	te	Memory[Addr]> Data	
0	I 0 I 0	14 14		9001110 9001110		Cache[Cache[110] 110]	ł	0 1	l I	0	1	-1 1	Read Read	Miss Miss	-8 -16	Invalid[0] Shared[0]]	Memory[0001110]> -16 Memory[0001110]> -16	
	Property		I		PID		1	Result	1											
Consist	tency Proper	ty Check	1	\$	hared	[0]	1	Pass	1											
Invalia	d State Chec	ĸ	1	S	hared	[0]	1	NA	11											
Read Mi	iss Check		i - 1	"Read	Miss"	[0]	- i	Pass	- i -											
														-1.0						
toto A	Processor	1 is idl				_			_		_		Extern	al Outp	uti			_		
Tock=?	. Frocessor	1 15 1010																		
1,0,14,	"0001110","1 "0001110" "1	10",0,0,0 10" 0 0	J,0,1	,-1,-1,'	'Read	Miss", Mice"	-8,-8	,"Inval	id", id"	'Inval 'Inval	id",'	'00011 '00011	10",-	16,-16 16 -16].					
ock=[1,0	0,14,"000111	0","110"	,0,0,	3,0,1,-J	1,-1,"	Read N	liss",	-8,-8,'	Inva	lid","	Inval	lid",'	00011	10,-10	6,-16]					
Pid	Operation	l Addr	l Bi	nary Ada	dr I C	ache[1	[ndex]	Vali	d Bi	l Di	rty E	Bit	Tag I	Hit-	Miss	Data	I Coherence Sta	te	Memory[Addr]> Data	
1 1	0 0	14 14	1	3001110 3001110		Cache[Cache[110] 110]	1	0 0	-	0		-1 -1	Read Read	Miss Miss	-8 -8	Invalid[1 Invalid[1]	Memory[0001110]> -16 Memory[0001110]> -16	
	Property		1		PID		1	Result	- 1											
Consis	tency Proper	ty Check	1	Ir	ivalid	[1]	I.	NA	1											
Invali	d State Check	ĸ	1.1	Ir	walid	[1]		Pass	11											
Read M	iss Check		i	"Read	Miss"	[1]	- i	Pass	- i -											
												,		10.1	+ 0					
tota A	Processon	2 is id].	_		_	_							externa	al Outp	utz					
Tock=?	: Processor	: is the																		
2,0,14,	"0001110","1	10",0,0,0	1,0,1	-1, -1, "	Read I	liss",	-8,-8	, "Inval	id ,	Inval	id","	00011	10",-	16,-16].					
ock=[2.6	0,14,"000111	8","110"	0,0,	3,0,1,-1	,-1,"	Read M	liss",	-8,-8,'	Inval	.id","	Inval	id","	00011	10",-1	5,-16]					
	Operation	l Addr	l Bi	nary Add	lr I C	ache[]	ndex]	Vali	d Bi	l Di	rty B	lit I	Tag	Hit-	liss	l Data I	Coherence Stat	te	Memory[Addr]> Data	
Pid			1 0	0001110	1.7	Cache[110]	1	0	1	0	1	-1	Read	Miss	I -8 I	Invalid[2]	Memory[0001110]> -16	
Pid 2	1 0	14	i - 7	3001110	1.0	[ache	110]		0	1	0		-1	Read	Miss	I -8 I	Invalid[2	j	Memory[0001110]> -16	
Pid	1 0	1 14																		
Pid 2 2	I 0 I 0 Property	14 14	1		PID		1	Result	1											
Pid 2 2	I 0 I 0 Property	14 14	1		PID		1	Result												
Pid 2 2 Consist Invalia	I 0 I 0 Property tency Proper	:y Check	1	In In	PID valid valid	[2]		Result NA Pass												
Pid 2 2 Consist Invalid Shared	I 0 I 0 Property tency Proper d State Check State Check	ty Check	1	In In In	PID walid walid Mice"	[2] [2] [2]		Result NA Pass NA												

Figure A.3: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 0

•••	AnaTempura: L2_Cache_MSLv1_5				
OPEN RELOAD RE-RUN SAVE CLEAR RESET BREAK		RUN - CHECK - EDIT -		Simulation	
Tempuro Help About Externol 8 Externol 1 Externol 2		0 0	000000000000000000000000000000000000000	i Opin. Autoress Data	
State 1: Getting data from global memory State 1: Processor 2 writing to Gache[2] value -16 and tag 1 State 1: Clobal is receiving from Processor 2: a read request for Add I Pid I Operation I Addr Binery Addr Gache[Index] Valid Bit	ress: 10 with Doto: -16, Globol State: 1 Dirty Bit Teg Hit-Wiss Data Coherence State Memory[Addr]	Coto I			1 0 00000000000000000000000000000000000
Z(2) 0 1.28 0.801516 1.Conte(\$25) 0 0 1.2(2) 0 1.28 1.0801516 1.Conte(\$25) 0 0 1.2(2) 0 1.28 1.0801516 1.Conte(\$25) 0 0 2(20) 0 1.20 1.0801526 1.Conte(\$25) 0 1.21 2(20) 0 1.20 0.0801526 1.Conte(\$25) 0 1.21 2(3) 0 1.20 0.0801526 1.Conte(\$25) 0 0 2(23) 0 1.20 0.0801526 1.Conte(\$26) 0	8 -1 Read Miss -4 Invalid[2] Meany(2003888) 0 -1 Read Miss -4 Invalid[2] Meany(2003888) 0 -1 Read Miss -4 Invalid[2] Meany(2003888) 0 1 1 Read Miss -6 Started[2] Meany(2003888) 0 1 1 Read Miss -6 Started[2] Meany(2003888) 0 -1 -6 Started[2] Meany(2003888)	-16 -16 -16 -16 -16 -16 -16 -16	31 50 29 28 27 0 1 0 1 0 1 0	28 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	31716151415121110 10101010110110
Proserty PID Result					
I bould Start Deam Sensiti() in Ibould Start Deam I bould () in Ibould Start Deam I bould () in Bould Start Deam I bould () in Bound Start Deam I bould () in Bound Start Deam I bould () in Start Deam I bound Start Deam I bound Start Deam I bound Start Deam I bound Start Deam I bound () in I bound Start Deam I bound () in Start Deam I bound Start		Index Value 001 001 001 001 100 100 100 100 100 001 001 001 100 100 100 100 001 </td <td>Oirty Tog Data Inde 0 </td> <td>v Valid Dirty Tag Dat</td> <td>a a bits Tag Dits 000 0 0 0 0 0 010 1 0 <</td>	Oirty Tog Data Inde 0	v Valid Dirty Tag Dat	a a bits Tag Dits 000 0 0 0 0 0 010 1 0 <
I Involid[1] I I I Global State Check I Global 1 Poss Local State Check I Active[2] = 1 Poss I Local State Check I Idle[0] = 1 Poss I Local State Check I Idle[0] = 1 Poss I Local State Check I Idle[0] = 1 Poss I		Address 14 P0 10	10		
Read Miss Check Televisiti (2) i Pass Read Miss Check Televisiti (2) i Pass ***Tempera Innak: program Innak. Controlling: Particle Miss (2) i Particle Miss (2)		P1 P2 Memory 10			10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure A.4: CACHE CONTROLLER EXECU-Figure A.5: CACHE CONTROLLER SIMULA-TION TION

IN TEMPURA AT STATE 1

• • •														Exte	erna	l Outp	ut O						
tate 1: Tock=? 0,0,10," 0,0,10," ock=[0,0	Processor 0001010"," 0001010"," 0,10,"00010	0 is 010", 010", 10","	idle 0,0,0 0,0,0 0,0,0	,0,1 ,0,1 0,0,0	-1,-1, -1,-1, 0,0,1,-	"Read "Read 1,-1,	Miss Miss "Read	s",-8,- s",-8,- d Miss"	8,"Inva 8,"Inva ,-8,-8,	lid", lid", 'Inva	"Inva "Inva lid",	lid", lid", "Inva	"000 "000 lid"	1010 1010 ,"00	",-1 ",-1 0101	6,-16 6,-16 0",-10].]. 5,-16]						
Pid I	Operation	n I	Addr	Bir	nary Ad	dr I	Cache	[Index] Val	d Bi	tΙD	irty	Bit	ΙΤα	g	Hit-	liss	Date	a	Coherence State	1	Memory[Addr]> Data	
0 I 0 I	0 0		10 10		9001010 9001010	ļ	Cach Cach	ne[010] ne[010]	1	0 0		0 0		-	1 1	Read Read	Miss Miss	-8 -8	ł	Invalid[0] Invalid[0]	-	Memory[0001010]> -16 Memory[0001010]> -16	
	Property			1		PID			Resul														
Consist Invalid Shared Read Mi	ency Proper I State Chec State Check ss Check	rty Cl ck k	neck	 	I I I Read	nvali nvali nvali Miss	d[0] d[0] d[0] "[0]	 	NA Pass NA Pass	1													
														Evt	arna	Outo	ut 1						
tate 1: Tock=? 1,0,10," 1,0,10," ock=[1,0	Processor 0001010"," 0001010"," 0,10,"00010	1 is 010", 010", 10",	idle 0,0,0 0,0,0 0,0,0	,0,1 ,0,1 0,0,0	1,-1, 1,-1, 0,0,1,-	"Read "Read 1,-1,	Miss Miss "Read	s",-8,- s",-8,- d Miss"	8,"Inva 8,"Inva ,-8,-8,	lid", lid", 'Inva	"Inva "Inva lid",	lid", lid", "Inva	"000 "000 lid"	1010 1010 ,"00	,-1 ,-1 0101	6,-16 6,-16 0",-1].]. 5,-16]						
Pid I	Operation	n I	Addr	Bir	nary Ad	dr I	Cache	[Index] Val	d Bi	tΙD	irty	Bit	ΙΤα	g	Hit-M	liss	Date	a I	Coherence State	1	Memory[Addr]> Data I	
1 1	0 0		10 10	(0001010 0001010	1	Cack Cack	ne[010] ne[010]	1	0 0	1	0 0		- -	1 1	Read Read	Miss Miss	-8 -8	1	Invalid[1] Invalid[1]	1	Memory[0001010]> -16 Memory[0001010]> -16	
	Property			1		PID			Resul														
Consist Invalid Shared Read Mi	ency Proper State Chec State Check ss Check	rty Cl ck k	neck	 	In In Read	nvali nvali nvali Miss	d[1] d[1] d[1] ."[1]	 	NA Pass NA Pass	1													
														Ext	erna	I Outp	ut 2						
tate 1: Tock=? 2,0,10," 2,0,10," ock=[2,0	Processor 0001010","(0001010","(0,10,"00010	2 is 010", 010", 10",	send 0,1,0 0,1,0 0,1,0	ing ,0,1 ,0,1 0,1,0	Read -1,1," -1,1," -0,0,1,-:	reque Read Read 1,1,"	st fr Miss' Miss' Read	rom Add ,-8,-1 ,-8,-1 Miss ,	ress: 1 6,"Inva 6,"Inva -8,-16,	ð, an lid", lid", 'Inva	d Dat "Shar "Shar lid",	a: 10 ed"," ed"," "Shar	, an 0001 0001 ed",	d Gl 010" 010" "000	obal ,-16 ,-16 1010	Stat ,-16] ,-16]	e: 1 						
Pid I	Operation	n I	Addr	Bir	nary Ad	dr I	Cache	e[Index] Val	ld Bi	ŧΙD	irty	Bit	ΙΤα	g	Hit-M	liss	Date	a I	Coherence State	1	Memory[Addr]> Data I	
2 2	0 0		10 10	(001010 001010		Cack Cack	ne[010] ne[010]		0 1	1	0		-: 1	1	Read Read	Miss Miss	-8 -10	6 1	Invalid[2] Shared[2]	1	Memory[0001010]> -16 Memory[0001010]> -16	
	Property			1		PID		1	Resul	E 1													
Consist Invalid Shared Read Mi	ency Proper I State Check State Check ss Check	rty C ck k	neck	 	"Read	Share Share Share Miss	d[2] d[2] d[2] "[2]	 	Pass NA Pass Pass														

Figure A.6: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 1

Figure A.7: CACHE CONTROLLER EXECU-Figure A.8: CACHE CONTROLLER SIMULA-TION TION

IN TEMPURA AT STATE 2

• • •							Exte	rnal Outpi	ut O				
tate 2: Processor 0 Tock=? 0,1,6,"0000110","110" 0,1,6,"0000110","110" ock=[0,1,6,"0000110",	is sendin ,1,1,0,1, ,1,1,0,1, "110",1,1	g Write requ 8,1,0,"Write 8,1,0,"Write ,0,1,0,1,0,"W	est to Addre Miss",-16,13 Miss",-16,13 Vrite Miss",-	ss: 6, and ,"Shared", ,"Shared", 16,13,"Sha	Modi "Modi "Modi ared",	: 13, and fied","00 fied","00 "Modified	Global 000110", 000110", 1","0000	State: 2 -16,-16] -16,-16] 110",-16	-16]				
Pid Operation	Addr	Binary Addr I	Cache[Index]] Valid	Bit	Dirty Bi	t Tag	Hit-M	liss Data	I Coherence State	Memory[Addr]> Data I	
0 1 0 1	6 6	0000110 0000110	Cache[110] Cache[110]	1 1		0 1	1 0	Write Write	Miss -16 Miss 13	I Shared[0] I Modified[0]	Memory[0000110 Memory[0000110]> -16]> -16	
Property	1	PID	1	Result	1								
Consistency Property Invalid State Check Shared State Check Write Miss Check	Check 	Modifi Modifi Modifi "Write Mis	ed[0] ed[0] ed[0] s"[0]	NA NA NA Pass									
							Exte	arnal Outo	ut 1				
5 Tock=? 1,1,6,"0000110","110 1,1,6,"0000110","110 ock=[1,1,6,"0000110"	,0,0,0,0,0, ,0,0,0,0,0, ,"110",0,0	0,-1,-1,"Wri 0,-1,-1,"Wri 0,0,0,0,-1,-1	te Miss",-8,- te Miss",-8,- ,"Write Miss"	8,"Invali 8,"Invali ,-8,-8,"I	d","Ir d","Ir nvalic	valid"," valid"," ","Inval	0000110 0000110 id","000	',-16,-16 ',-16,-16 00110",-1].]. 6,-16]				
Pid Operation	Addr	Binary Addr	Cache[Index] Valid	Bit	Dirty B	it Tag	g Hit-	Miss Data	I Coherence State	Memory[Addr]> Data I	
	6 6	0000110 0000110	Cache[110] Cache[110]	0 0		0 0	-1 -1	l Write L Write	Miss -8 Miss -8	Invalid[1] Invalid[1]	Memory[0000110 Memory[0000110]> -16]> -16	
Property	I	PI) I	Result	1								
Consistency Property Invalid State Check Shared State Check Write Miss Check	Y Check 	Inva Inva Inva "Write Mi	lid[1] lid[1] lid[1] ss"[1]	NA Pass NA Pass									
							Exte	rnal Outp	ıt 2				
tate 2: Processor 2 Tock=? 2,1,6,"0000110","110" 2,1,6,"0000110","110" pck=[2,1,6,"000010",	is idle ,0,0,0,0,0, ,0,0,0,0, "110",0,0	0,-1,-1,"Writ 0,-1,-1,"Writ ,0,0,0,-1,-1,	e Miss",-8,-: e Miss",-8,-: "Write Miss"	8,"Invalio 8,"Invalio ,-8,-8,"Ir	d","In d","In avalid	valid","@ valid","@ ","Invali	0000110" 0000110" .d","000	,-16,-16 ,-16,-16 0110",-10	.,-16]				
Pid I Operation	Addr	Binary Addr I	Cache[Index]] Valid	Bit	Dirty Bi	t Tag	Hit-M	liss Data	I Coherence State	Memory[Addr]> Data I	
2 1 2 1	6 6	0000110 0000110	Cache[110] Cache[110]	0 0		0	-1 -1	Write Write	Miss I -8 Miss I -8	Invalid[2] Invalid[2]	Memory[0000110 Memory[0000110]> -16]> -16	
Property	1	PIC	1	Result	ī								
Consistency Property Invalid State Check Shared State Check	Check 	Inval Inval Inval	id[2] id[2] id[2]	NA Pass NA									

Figure A.9: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 2

• • •	AnaTempura: L2_Cache_M\$Lv1_5			
OPEN RELOAD RE-RUN SAVE CLEAR RESET BREAK	0	UN Y CHECK Y EDIT Y	Simulation	
Tempuro Help About External @ External 1 External 2		0 0 0000000000000000000000000000000000	0000000000001110 -16	Data State Oper. Address Data
State 3: Getting data from global memory State 3: Processor 2 writing to Cache[4] value -16 and tog 0 State 3: Global is receiving from Processor 2: a read request for #	ddress: 4 with Dota: -16, Clobal State: 3	2 1 000000000000	0000000000000110 13	1 0 00000000000000000000000001010 -16 8 0 000000000000000000000000000000000000
Pid Operation Addr Binary Addr Cache[Index] Valid Bi	t Dirty Bit Tog Hit-Wiss Data Coherence State Memory[,.Addr]> Data	1		
1 2(2) i 0 i 4 i 8088180 i Cache[180] i 0 i 2(9) i 0 i 4 i 6088180 i Cache[180] i 0 i 2(1) 0 i 4 i 6088180 i Cache[180] i 0 i 2(1) 0 i 4 i 6088180 i Cache[180] i 0	0 -1 Read Miss -8 Invalid[2] Memory[0000100]			
2(2) 0 4 0000100 Cache[100] 1 2(0) 0 4 0000100 Cache[100] 0 2(1) 0 4 0000100 Cache[100] 0 	0 0 -16 54sref[2] Memory(0000100]> -16 0 -1 8 Involid[3] Memory(0000100]> -16 0 -1 8 Involid[1] Memory(0000100]> -16		31 30 20 28 27 26 26 24 23 22 21 20 10 18 17 16 15 14 13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
I Property I PID I Result I				
Inmuld State Ores Secret[2] N. Inmuld State Ores Inmuld[1] Pess Inmuld Constateury Preserty Ores Inmuld[1] M. Consisteury Preserty Ores Inmuld[1] M.		Index Valid City 000 0 0 0 010 0 0 0 0 101 0 0 0 0 0 103 0 0 0 0 0 0 103 0	Tog Ott Mode Valid Dirty Tog	Date Mode Vidid Vidid Date Date <thdate< th=""> Date Date <t< td=""></t<></thdate<>
MSI Protocol Check Imvalid[8] Pass Imvalid[8] Pass Invalid[1]		State 0 1 2	4	Address Data 0000000000000000000000000000000000
I Global Stote Check I Global = 3 I Pass I I Local State Check I Active[2] = 3 I Pass I I Local State Check I I Idle[0] = 3 I Pass I I Local State Check I I Idle[1] = 3 I Pass I		PO 13	\sim .	CONTRACTOR CONTRA
Read Hiss (2)		P1		
Evoluoting: break Abort (a), Break (b) or Continue (c)?				Concorrection Co

Figure A.10: CACHE CONTROLLER EXECU-Figure A.11: CACHE CONTROLLER SIMULA-TION TION IN TEMPURA AT STATE 3 IN ANATEMPURA AT STATE 3

	•																					Ex	tern	al C	Dutp	out O																		
:ate Tock= ∂,0,4, ∂,0,4, ock=[0	3: -? "00 "00	Proce 000100 000100 4,"00	ssor ","10 ","10 00100	0 is 0",0 0",0	id ,0, ,0,	le 0,0, 0,0, ,0,0	0,-: 0,-: ,0,0	L,-1 L,-1 0,0,	, "Re , "Re -1, -	ad ad 1,"	Mis: Mis: Rea	s",- s",- d Mi	8,-1 8,-1 ss"	3," 3," ,-8	[nva] [nva] ,-8,'	id" id" 'Inv	, I , I	nva nva d",	lid" lid" "Invo	, 0 , 0	800 800 d",	100 100 "00	",-1 ",-1 0010	.6,- .6,- .0",	-16] -16] -16).). 5,-1(5]																	
Pid	1	Oper	ation	1	Add	r I	Bin	ary i	Addr	1	Cacl	he[]	nde	<	Val	id	Bit	1	Dirt	уB	it	IТ	ag I	ŀ	lit-	Mis	- 1	Da	ta I	Co	oherend	e Sta	te	I Me	emory	[Ad	ldr.	.) ·	,	Da	ta I	 	 	
0	ł		0 0	1	4 4	1	80	0001 0001	30 30	1	Ca Ca	che[che[100 100]		0 0		1	1	8			-1	F	Read	d Mi d Mi	s I s I	-	8 8		Inva Inva	lid[0 lid[0	0	I N	lemor lemor	(000 000	0010 0010	10] 10]	>	-1 -1	6 I 6 I	 	 	
		Prop	erty			1			Р	ID					Resul	t	ī.																											
Consi Inval Share Read	iste lid ed S Mis	ncy P State State s Che	Check Check	ty (hec	k 		"Re	Inv Inv Inv ad M	ali ali ali iss	d [0] d [0] d [0] d [0]				NA Pass NA Pass	5																												
	•																					Ex	tern	al (Dute	out 1																		
tate Tock= L,0,4, L,0,4, Dock=[1	3: .? ."00 ."00	Proce 000100 000100 4,"00	ssor ","10 ","10	1 is 0",0	id ,0, ,0,	le 0,0, 0,0,	0,-: 0,-: ,0,0	L,-1 L,-1 0,0,	, "Re , "Re -1, -	ad ad	Mis: Mis: Rea	s",- s",- d Mi	8,-1 8,-1 ss"	3," 3," ,-8	[nva] [nva] ,-8,'	id" id" 'Inv	, I , I	nva nva d",	lid" lid" "Inv	, 0,	000 000 d",	100 100 "00	",-1 ",-1 0010	.6,- .6,- .00",	-16] -16] -16).). 5,-1(53																	Ī
Pid	1	Oper	ation		Add	r I	Bin	ary /	Addr	- 1	Cac	he[]	nde	d	Val	id	Bit	1	Dirt	уB	it	IТ	ag I	ŀ	lit-	Mis	; 1	Da	ta I	C	oherend	e Sta	te	I Me	emory	[Ad	ldr.		>	Da	ta I	 	 	
1 1			0 0		4 4	;	04 04	0001 0001	30 30	ļ	Ca Ca	che[che[100 100]		0 0		1	(ə ə ə			-1 -1	F	Read	d Mi d Mi	is I is I		8 I 8 I		Inva Inva	lid[1 lid[1	3		lemor lemor	/[000 /[000	9010 9010	10] 10]	>	-1 -1	6 I 6 I	 	 	
		Prop	erty			1			P	ID					Resul	t	ī																											
Consi Inval Share Read	iste lid ed S Mis	state state s Che	Check Check	ty (hec	k 		"Re	Inv Inv Inv ad M	ali ali ali liss	d[1] d[1] d[1]]]]			NA Pass NA Pass																													
	•																					Ex	tern	al C	Dutp	out 2																		
ate Tock- ,0,4, ,0,4, ck-[2	3: ? "00 "00 ,0,	Proce 00100 00100 4,"00	ssor ","10 ","10 00100	2 is 0",0 0",0	se ,1, ,1, 00	ndin 0,0, 0,0, ,0,1	g 0,-1 0,-1 ,0,0	Rea 1,0,1 1,0,1	d re 'Rea 'Rea -1,0	que d M d M , "R	st i iss' iss' ead	From ',-8 ',-8 Mis	Add ,-16 ,-16 s",-	ire: 5, " 5, "	is: 4 Inval Inval 16,"	id id Inv	,"S ,"S ali	Dati har har	a: 11 ad",' ad",' 'Shar	3, 1 '00 '00 red	and 2010 2011	G1 00" 00" 000	obal ,-16 ,-16 0100	St , -1 , -1	ate .6]. .6].	-16																		
Pid	I	0per	ation	I	Add	r I	Bind	ary /	Addr		act	ne[I	ndex	a	Val	id	Bit	11	Dirty	/ B	it	ΙT	ag I	H	lit-	Miss	1	Da	a I	Co	oherenc	e Sta	te	I Me	mory	Ad	ldr.	.J -	>	Da	ta I	 	 	
2 2	1		0		4	1	00 00	00010	90 90	1	Car	he[100			0 1		1	6	9		(-1 0	R	Read	Mis Mis	s I s I		3 I 16 I		Inva Sha	lid[2 red[2	3		lemor lemor	/[000 /[000	010	0] 0]	>	-1(-1	6 I 6 I	 	 	
		Prop	erty			1			P	ID					lesul	t	ī																											
Consi Inval Share Read	iste id d S Mis	ncy P State tate s Che	roper Chec Check ck	ty (k	hec	k I I I		"Po	Sh Sh Sh	are are are	[2 [2 [2]]]			Pass NA Pass		1																											

Figure A.12: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 3



Figure A.13: CACHE CONTROLLER EXECU-Figure A.14: CACHE CONTROLLER SIMULA-TION TION IN TEMPURA AT STATE 4

																						E	xter	nal	Out	tput	t 0																	
ate Tock= ,1,1, ,1,1, ck=[0	4: ? "00 "00	Proc 0000 0000 1,"0	esso 1"," 1"," 9000	- 0 201 201 201 21",	is ,0,0 ,0,0	dle 0,0, 0,0,	0,0 0,0	0,-1 0,-1 ,0,0	-1, -1, 0,-	"Wri "Wri 1,-1	ite ite 1,"W	Mis Mis rit	s",- s",- e Mi	8,-8 8,-8 ss",	,"Ir ,"Ir -8,-	vali vali 8,"1	d", d", nvai	'Inv 'Inv id'	alia alia ,"Ir	", val	'000 '000 id'	0000 0000 ', "0	01", 01", 0000	-10	6,-1 6,-1 1",-	16] 16] -16	-16																	
Pid	T	0pe	rati	on	I Ac	ldr	1.6	Bina	ry A	ddr	I C	ach	e[In	dex]	1.1	alia	Bi	. 1	Dirt	уB	lit	11	Гag	ī	Hit	t-Mi	iss	10	lata	1	Coherenc	e Sta	te	ТМ	lemor	([A	ddr.	-1 -	>	Dat	a I	 	 	
0 0	1		1 1		1		ł	000 000	0000	1	1	Cac Cac	ne[0 ne[0	01] 01]	1	6		1		0		l	-1 -1		Writ Writ	te M	diss diss	ł	-8 -8	1	Inva Inva	lid[0] lid[0]]		Memo Memo	у[000 у[000	8090 8090	01] - 01] -	>	-16 -16	1	 	 	_
		Pro	pert	y			ī			P	ED.			1	Res	ult	1																											
Consi Inval Share Write	ste id d S Mi	ncy Stat tate ss C	Prop e Che Che heck	erty eck ck	Che	ck	1	"	Vrit	Inva Inva Inva e Mi	alid alid alid iss"	[0] [0] [0] [0]		1	N/ Pc N/ Pc	iss	1																											
																						F	vter	mal	Out	tout	+ 1																	
tate Tock= 1,1,1, 1,1,1, ock=[1	4: ? "00 "00	Proc 0000 0000 1,"0	esso 1"," 1"," 0000	r 1 001 001 01",	is ,0, ,0, "00	send L,0, L,0,	din, ,1,(,1,(9 W 0,-1 0,-1 ,0,1	nite ,0," ,0,"	Vri Wri 1,0	ques te M te M , "Wr	t t liss liss ite	o Ad ,-8 ,-8 Mis	dres ,14, ,14, s",-	s: : "In "In 8,14	l, ar Valio Valio	d D	ata Aodi Aodi i.d"	14, fied fied	ar 1", ' 1", '	nd ('000 '000	Glob 2000 2000	oal 31", 31",	St -1 -1	ate: 6,-1 6,-1 1",-	: 4 16] 16] -16	, -16]	1																
Pid	ī	0pe	rati	on	I A	ldr	1	Bina	ry A	ddr	10	ach	e[Ir	dex]	1.1	alia	Bi	1	Dirt	y E	Bit	1.1	Tag	ī	Hit	t-Mi	iss	1 0	ata	1	Coherenc	e Sta	te	I M	lemor	/[A	ddr.	.] -	>	Dat	a I	 	 	
1 1	-		1 1		1	1	ļ	00 00	8000 8000	1	ł	Cac Cac	he[@ he[@	01] 01]	ł	1		1		0 1		ł	-1 0		Writ Writ	te te	Miss Miss	1	-8 14	1	Inva Modif	lid[1 ied[1	3	1	Memo Memo	y[00	0000 0000	91] - 91] -	>	-16 -16		 	 	-
		Pro	pert	y			1			P	ID				Res	ult	1																											
Consi Inval Share Write	id id Mi	ncy Stat tate ss C	Prop e Ch Che heck	erty eck ck	Ch	eck	1		M M Writ	odi odi odi	fied fied fies	[1] [1] [1] [1]		1	NJ NJ Po	ss	1																											
																						F	xter	nal	Out	tout	12																	
tate Tock= 2,1,1,	4: ? "00	Proc	esso 1","	r 2 001"	is ,0,0	idle 3,0,	.0,0	ð,-1	,-1,	"Wri	ite	Mis	s",-	8,-8	, "Ir	vali	d",	'Inv	alia	,·	'000	3000	ð1",	-1	6,-1	16]																	 	Ī
2,1,1, ock=[2	"00 2,1,	0000 1,"0	1"," 0000	001" 01",	,0,0 "00	0,0, L",0	,0,0),0	0,-1 ,0,0	,-1, ,0,-	"Wri 1,-1	ite 1,"W	Mis rit	s",- e Mi	8,-8 ss",	,"In -8,-	wali 8,"1	d", nva	'Inv lid'	alia ',"Ir	l", Ival	'000 lid	3000 ","(31", 3000	-1	6,-1 1",-	16] -16	, -16]																	
Pid	T	0pe	rati	on	I A	ldr	1.1	Bina	ny A	ddr	1 0	ach	e[In	dex]	1.1	alia	Bi	- 1	Dirt	уE	Bit	11	Tag	I	Hit	t-Mi	iss	1.0	ata		Coherenc	e Sta	te	ТМ	lemor	([A	ddr.	- E-	>	Dat	a I	 	 	1
2	-		1 1		1	l	ļ	00 00	8000 8000	1 1	ł	Cac Cac	he[0 he[0	01] 01]	1	6		-		0 0		ł	-1 -1		Writ Writ	te M	Miss Miss	ł	-8 -8	ļ	Inva Inva	lid[2 lid[2]		Memo Memo	у[00 у[00	9999 9999)1] -)1] -	>	-16 -16	1			
		Pro	pert	y			1			P	ID				Res	ult	1																											
Consi Inval Share Write	ste id ed S	ncy Stat tate ss C	Prop e Ch Che heck	erty eck ck	Ch	ck			Writ	Invo Invo Invo e Mi	alid alid alid iss"	[2] [2] [2] [2]			N/ Pe N/ Pe	155	1																											

Figure A.15: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 4



Figure A.16: CACHE CONTROLLER EXECU-Figure A.17: CACHE CONTROLLER SIMULA-TION TION IN TEMPURA AT STATE 5 IN ANATEMPURA AT STATE 5

										E	xtern	al Outpu	ut O					_
ate 5: Tock=? ,1,15," ,1,15," ck=[0,1	Processor 0001111","1 0001111","1 ,15,"000111	0 is send 11",0,1,0 11",0,1,0 1","111",0	ing Write r 1,1,-1,1,"W 1,1,-1,1,"W 9,1,0,1,1,-1	equest to rite Mis: rite Mis: ,1,"Write	o Addres s",-8,19 s",-8,19 e Miss",	s: 15, a ,"Invali ,"Invali -8,19,"I	nd D d"," d"," nval	ata: 19 Modifie Modifie id","Mo	, an d"," d"," difi	d Glo 0001: 0001: .ed",'	obal 111", 111", '0001	State: -16,-10 -16,-10 111",-1	5 5]. 5]. 16,-16]					
Pid I	Operation	l Addr	Binary Add	r I Cach	e[Index]	Valid	Bit	Dirt	y Bi	t I 1	Γag Ι	Hit-M	liss I	Data I	Coherence Stat	te I	Memory[Addr]> Data I	-
0 I 0 I	1 1	15 15	0001111 0001111	l Cacl I Cacl	he[111] he[111]	0 1		1	0	1	-1 1	Write Write	Miss Miss	-8 19	Invalid[0] Modified[0]]]	Memory[0001111]> -16 Memory[0001111]> -16	-
	Property			PID	1	Result	ī											
Consist Invalid Shared Write M	ency Proper State Chec State Check liss Check	ty Check k	Mod Mod "Write	ified[0] ified[0] ified[0] Miss"[0]	 	NA NA NA Pass												
										E	xtern	al Outp	ut 1					
ate 5: Tock=? ,1,15, ,1,15, ck=[1,1	Processor 0001111","1 0001111","1 1,15,"000111	1 is idle 11",0,0,0 11",0,0,0 1","111",	,0,1,-1,-1,' ,0,1,-1,-1,' 0,0,0,0,1,-1	Write Mi Write Mi .,-1,"Wri	ss",-8,- ss",-8,- te Miss"	8, Inval 8, Inval ,-8,-8,	id", id", Inva	"Invali "Invali lid","I	d", d", Inval	0001 0001 Lid ,	111", 111", "0001	-16,-1 -16,-1 111°,-	6]. 6]. 16,-16]					_
Pid I	Operation	l Addr	l Binary Ada	ir I Cach	e[Index]	Valid	Bit	Dirt	y Bi	it I	Tag I	Hit-	Miss I	Data I	Coherence Stat	te I	Memory[Addr]> Data	_
1 1	1	15 15	0001111 0001111	Ι Cac Ι Cac	he[111] he[111]	I 0 I 0		1	0		-1	Write Write	Miss Miss	-8 -8	Invalid[1] Invalid[1]		Memory[0001111]> -16 Memory[0001111]> -16	-
	Property		I	PID	 I	Result	1											
Consist Invalid Shared Write M	ency Proper I State Check State Check Miss Check	ty Check k	Ir Ir Ir Write	valid[1] valid[1] valid[1] Miss"[1]		NA Pass NA Pass												
										E	xtern	al Outp	ut 2					
tate 5: Tock=? 2,1,15," 2,1,15," ock=[2,1	Processor 0001111","1 0001111","1 1,15,"000111	2 is idle 11",0,0,0 11",0,0,0 1","111",	,0,1,-1,-1,' ,0,1,-1,-1,' 0,0,0,0,1,-1	Write Mi Write Mi .,-1,"Wri	ss",-8,- ss",-8,- te Miss"	8,"Inval 8,"Inval ,-8,-8,"	id", id", Inva	"Invali "Invali lid","I	.d", .d", Inval	0001 0001 lid",	111", 111", "0001	-16,-1 -16,-1 111",-	6]. 6]. 16,-16]					
Pid I	Operation	Addr	Binary Add	Ir I Cach	e[Index]	Valid	Bit	Dirt	y Bi	it I	Tag	Hit-	Miss	Data I	Coherence Stat	te I	Memory[Addr]> Data I	-
2 2	1	15 15	0001111 0001111	I Cac I Cac	he[111] he[111]	0 0		1	0 0		-1 -1	Write Write	Miss Miss	-8 -8	Invalid[2] Invalid[2]		Memory[0001111]> -16 Memory[0001111]> -16	_
	Property		 I	PID	i	Result	ī											
Consist Invalid Shared Write M	ency Proper I State Check State Check Hiss Check	ty Check k	Ir Ir Ir Ir	walid[2] walid[2] walid[2] Miss"[2]		NA Pass NA Pass	1											

Figure A.18: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 5

	AnaTempura: L2_Cache_MSLv1_5			
OPEN RELOAD RE-RUN SAVE CLEAR RESET BREAK		RUN V CHECK V EDIT V	Simulation	
Tempuro Help About External 8 External 1 External 2		0 0		
State 6: Processor 2 writing to Cache[3] value 14 and tog 8 State 6: Clabol is receiving from Processor 2: a write request for Fid 1: Operation 1 Addr 1 Binary Addr 1 Cache[Infer] 1 Valid B P 222 1: 3 1 00000001 (Cache] 1 (Cache[Cathe] 1 (Cache]	-Adress: 3 mith Bate: 14, Global State: 6 iii: Dirty Iii: Tag Ni:Hiss Data Coherence State Memory[Adir] i 0 -2 Mrite Miss -8	2 1 Data 1 -16 1		0 000000000000000000000000000000000000
2(0) 1 1 0 0000011 Cachellerij 0 2(2) 1 3 0 0000011 Cachellerij 0 2(2) 1 3 0 0000011 Cachellerij 0 1 2(0) 1 3 0 0000011 Cachellerij 0 2(2) 1 3 0 0000011 Cachellerij 0 2(2) 1 3 0 0000011 Cachellerij 0 1 Progerty 1 P1D 1 Resolt 1	0 -1 MT14 Bits -1 Function -1 Function -1 Function -1 Function -1	-16	9130249282295394222513014916171615616113211101615	B 4 3 2 1 0 0 0 0 0 1 1 dec Wild Diny Tag Data
Immid State Creck Montreal Z NA Immid State Creck Immid State Immid State Immid State Creck Immid State Immid State Source State Creck Montreal State Immid State Source State Creck Immid State Immid State I Shared State Creck Immid State Immid State I Shared State Creck Immid State Immid State I Shared State Creck Immid State Immid State I Source State Creck Immid State Immid State I Consistency Property Creck Immid State Immid State I Consistency Property Creck Immid State Immid State		000 011 012 101 101 101 111 111 111	0	00 0 0 0 10 1 0 0 0 0 0 10 1 0
Modified(2) Pass 1651 Protocol Oteck Immini(d) Pass 1 Global State Oteck Global = 6 Pass 1 Global State Oteck Active(2) = 6 Pass 1 Local State Oteck Active(2) = 6 Pass 1 Local State Oteck Zale(3) = 6 Pass 1 Local State Oteck Zale(3) = 6 Pass		State Address 1 PO	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Addiess Data
I Prite Miss Check Prite Miss ¹ (2) I Pass I Pass I Prite Miss ¹ (2) I Pass		P1 P2 Memory		Net Unergy

Figure A.19: CACHE CONTROLLER EXECU-Figure A.20: CACHE CONTROLLER SIMULA-TION

IN TEMPURA AT STATE 6

External Output 0	
ate 6: Processor 0 is idle Tock-7 1,3,"0000011","0111",0,0,0,0,1,-1,-1,"Write Miss",-8,-8,"Involid","Tovolid","0000011",-16,-16]. ,1,3,"0000011","011",0,0,0,0,0,-1,-1,"Write Miss",-8,-8,"Involid","0000011",-16,-16]. c.e.[0,1,3,"0000011","011",0,0,0,0,0,-1,-1,"Write Miss",-8,-8,"Involid","0000011",-16,-16].	
Pid Operation Addr Binary Addr Cache[Index] Valid Bit Dirty Bit Tag Hit-Miss Data Coherence State Memory[Addr]> Data	
0 1 3 0000011 Cache[01] 0 0 -1 Write Miss -8 Invalid[0] Memory[000001]> -16 0 1 3 0000011 Cache[01] 0 0 -1 Write Miss -8 Invalid[0] Memory[000001]> -16	
Property PID Result	
Consistency Property Check Invalid[0] NA Invalid[35tate Check Invalid[0] Pass Shored State Check Invalid[0] NA Write Miss Check "Write Miss"[0] Pass	
Evternal Outrait 1	
ate 6: Processor 1 is idle	
Tock-? 13."0000011","011",0,0,0,0,0,-1,-1,"Write Miss",-8,-8,"Involid","Involid","0000011",-16,-16]. 1,13."0000011","011",0,0,0,0,0,-1,-1,"Write Miss",-8,-8,"Involid","Involid","0000011",-16,-16]. c.c.[1,13,"0000011","011",0,0,0,0,-1,-1,"Write Miss",-8,"A!"Novid","Unvolid","0000011",-16,-16].	
Pid Operation Addr Binary Addr Cache[Index] Valid Bit Dirty Bit Tag Hit-Miss Data Coherence State Memory[Addr]> Data	
1 1 3 0000011 Cache[011] 0 0 -1 Write Miss -8 Invalid[1] Memory[0000011]> -16 1 1 3 0000011 Cache[011] 0 0 -1 Write Miss -8 Invalid[1] Memory[0000011]> -16	
Property I PID Result	
Consistency Property Check Invalid[1] NA Invalid[3 State Check Invalid[1] Pass Shared State Check Invalid[1] NA Write Miss Check "Write Miss"[1] Pass	
External Output 2	
te 6: Processor 2 is sending Write request to Address: 3, and Data: 14, and Global State: 6	
Tock-? 13,"0000011","011"8,1,0,1,0,-1,0,"Write Miss",-8,14,"Involid","Modified","0000011",-16,-16]. ,1,3,"0000011","011"8,1,0,1,0,-1,0,"Write Miss",-8,14,"Involid","Modified","0000011",-16,-16]. chc[2,1,3,"000011","011"8,0,1,0,1,0,-1,0","mitte Miss",-8,1,"Involid","Modified""0000011",-16,-16]	
Pid Operation Addr Binary Addr Cache[Index] Valid Bit Dirty Bit Tag Hit-Wiss Data Coherence State Memory[Addr]> Data	
2 1 3 0000011 Cache[011] 0 0 -1 Write Miss -8 Invalid[2] Memory[0000011]> -16 2 1 3 0000011 Cache[011] 1 1 0 Write Miss 14 Modified[2] Memory[0000011]> -16	
Property PID Result	
Consistency Property Check Modified[2] NA Invalid State Check Modified[2] NA	

Figure A.21: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 6

AnaTempura: L2.Cache_MSLv1_5			
OPEN RELOAD RE-RUN SAVE CLEAR RESET BREAK	RUN V CHECK V EDIT V	Simulation	
Tempurg Hole About External & External 1 External 2		State Oper. Address Date State Oper. Address Date State Oper. Address	Data
State 7: Processor & writings is Cane[] will be and tog 1 State 7: Processor 1, writer-beck contel[] with tog 0 and state 1 to memory[] State 7: Processor 1 writings to global memory[1] volue 14 State 7: Global 1: nereving from Processor B: a antire request for Address: 9 with Date: 1, Global State: 7		1 0 1 0 1 0 0 1 0	010 -16 100 -16
Pid Operation Addr Binory Addr Cache[Index] Volid Bit Dirty Bit Tog Hit-Miss Data Coherence State	Memory[Addr]> Data I	7 1 00000000000000000000000000000000000	<u> </u>
0 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1	Memory[0001001]> -16 Memory[0001001]> -16 Memory[0001001]> -16 Memory[0001001]> -16 Memory[000101]> -16 Memory[000101]> -16		
Partnery 70 Annual 1 Secial State Case Secial State Case Secial State Case 1 Secial State Case Secial State Case Secial State Case 1 Secial State Case Secial State Case Secial State Case 1 Secial State Case Secial State Case Secial State Case 1 Secial State Case Secial State Case Secial State Case 1 Secial State Case Secial State Case Secial State Case 2 Secial State Case Secial State Case Secial State Case 2 Secial State Case Secial State Case Secial State Case 2 Secial State Case Secial State Case Secial State Case 2 Secial State Case Secial State Case Secial State Case 2 Secial State Case Secial State Case Secial State Case 2 Secial State Case Secial State Case Secial State Case 2 Secial State Case Secial State Case Secial State Case 2 Secial State Case Secial State Case <td></td> <td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td> <td>2002</td>		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	2002

Figure A.22: CACHE CONTROLLER EXECU-Figure A.23: CACHE CONTROLLER SIMULA-TION TION

IN TEMPURA AT STATE 7

																E	xter	nal C	Outp	ut O							
tate 7	: Processo	r 0 is	s send	ing	Write	requ	est t	o Ad	dres	s: 9,	an	d Da	ta: 3	3, a	nd G	Slob	al S	tate	: 7								
lock=/	'0001001",'	001".0	9,1.0.	1,1	-1,1,"W	Irite	Miss	s",-8	.3."	Inval	id"	, "Mo	difie	ed",'	"00e	0100	1",-	16,-	16]								
0,1,9,'	0001001",	001",0	9,1,0,	1,1	-1,1,"W	rite	Miss	s",-8	,3,"	Inval	id"	, "Mo	difie	ed",	000	0100	1",-	16,-	16]								
ock=[0,	1,9,"00010	01","	901",0	,1,4	,1,1,-1	,1,"	Nrite	Mis	s",-	8,3,	Inv	alıd 	, ма	odifi	led"	, 0	0010	01",	-16	,-16	J						
Pid	l Operati	on I	Addr	I Bi	nary Ad	dr I	Cach	ne[In	dex]	I Va	lid	Bit	I Di	irty	Bit	E .	Tag	I F	lit-	liss	1	Data	1	Coherence State	1	Memory[Addr]> Data	
0		1	9 9		0001001 0001001		Cac Cac	:he[0 :he[0	01] 01]	1	0			0		1	1	l Wr I Wr	ite ite	Miss Miss	s I s I	-8 3	1	Invalid[0] Modified[0]		Memory[0001001]> -16 Memory[0001001]> -16	
	Propert	у		I		PID			I	Resu	lt	ī															
Consis	tency Prop	erty (heck	1	Мо	difi	ed[0]	1	1	NA		Τ.															
Invali	d State Ch	eck		!	Mo	difi	ed[0]			NA		1															
Write	Miss Check	CK (i -	"Write	Mis	s"[0]		÷	Pas	s	÷.															
						_	_										ivtor	nal (Juto	ut 1							
tate 7	: Processo	r 1 i	idle			_	_											man c	Juip	uti					_		
Tock=2																											
1,1,9,'	'0001001",' '0001001"''	001",1	L,0,1, 0 1	0,1	0,0,"Wr	ite M	Miss' Micc'	,14,	14," 14 "	Modif Modif	ied	, I	nvali	id", id"	"000 "000	0100 0100	1,	16,-	16]								
ock=[1,	1,9,"00010	01","	001",1	,0,	.,0,1,0,	0,"W	rite	Miss	",14	,14,'	Mod	ifie	d",":	Inva	lid"	,"0	0010	01",	-16	-16	3						
Pid	l Operati	on I	Addr	I B	nary Ad	ldr l	Cack	ne[In	dex]	I Va	lid	Bit	I D	irty	Bit	E I	Tag	I F	lit-	liss	1	Data	Ū.	Coherence State	ī	Memory[Addr]> Data	
1 1	1 1	1	9 9	l	0001001 0001001		Cao Cao	he[0 he[0	01] 01]	ł	1 0		1	1 0		ł	0 0	l Wr I Wr	ite ite	Mis: Mis:	s I s I	14 14	ł	Modified[1] Invalid[1]	ł	Memory[0001001]> -16 Memory[0001001]> -16	
	Propert	y		1		PID			1	Resu	lt	1															
Consis	tency Prop	erty (heck	1	I	inval	id[1]]	1	NA		1															
Invali	d State Ch	eck		<u>.</u>	I	nval	id[1]	1	1	Fai	1	1															
Write	Miss Check	.ck		1	"Write	nval Mis	s"[1]	1	1	Pas	s																
	•															E	xter	nal C	Outp	ut 2							
tate 7	: Processo	r 2 is	idle			_																					
Tock=2	'aaa1aa1" '	001" (a 1	-1 -1 "	Write	o Mir	e" -	8 - 8	"Tex	oli	d" "	Invol	isa"	"00	010	01 "	-16	-16	1							
2,1,9,' ock=[2,	'0001001",' 1,9,"00010	001",0 01","(,0,0, 001",0	0,1 ,0,0	-1,-1," ,0,1,-1	Write	e Mis "Writ	ss",- te Mi	8,-8 ss",	,"Inv -8,-8	ali ,"I	d"," nval	Inva id",	lid" "Invo	,"00 alid	0010 1","	01", 0001	-16,	-16 ,-1]. 5,-1€	6]						
Pid	l Operati	on I	Addr	I Bi	nary Ad	ıdr I	Cack	ne[In	dex]	I Va	lid	Bit	I Di	irty	Bit	- 1	Tag	I F	lit-l	liss	I	Data	1	Coherence State	I	Memory[Addr]> Data I	
2			9 9	I I	0001001 0001001		Cac	he[0 he[0	01] 01]	ł	0		l	0		I	-1 -1	l Wr I Wr	ite	Miss	s I s I	-8 -8	I	Invalid[2] Invalid[2]		Memory[0001001]> -16 Memory[0001001]> -16	
2																											
2				1		PTD			1	Resu	lt	1															
2	Propert	y		·																							
2 Consis	Propert	erty (heck		I	nvali	id[2]		<u>-</u> -	NA		ī															
2 Consis Invali	Propert tency Prop d State Ch	erty (heck		I	nval	id[2] id[2]			NA Pas	s	ļ															
2 Consis Invali Shared Write	Propert tency Prop d State Ch I State Che Miss Check	y erty (eck ck	heck		I I I "Write	nval nval nval Mis	id[2] id[2] id[2] s"[2]			NA Pas NA Pas	s s	1															

Figure A.24: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 7



Figure A.25: CACHE CONTROLLER EXECU-Figure A.26: CACHE CONTROLLER SIMULA-TION TION

IN TEMPURA AT STATE 8

• • •																		Exter	nal	Outp	ut 0																	
tate 8 Tock=? 0,0,4," 0,0,4," ock=[0,	: Proc 000010 000010 0,4,"0	essor 0 0","100 0","100 000100") is i ,0,0 ,0,0 ,,"100	idle 9,0,0 9,0,0 9",0,),0,-),0,- ,0,0,	1,-1,' 1,-1,' 0,0,-1	'Read 'Read L,-1,	Mis Mis "Rec	is",- is",- id Mi:	8,-8, 8,-8, ss",-	"Inve "Inve 8,-8	alid alid ,"In	","I ","I vali	nval nval d","	id", id", Inva	"00 "00 lid	0010 0010 ","0	00",- 10",- 10001	16, 16, 00"	-16] -16] ,-16	,-16]																	
Pid	I Ope	ration	I Ac	ldr I	Bin	ary Ad	ddr I	Cad	he[I	ndex]	I Ve	alid	Bit	10	irty	Bi	tΙ	Ταg	T	Hit-	Miss	11	Data	1	Coheren	ce Sta	te	ТМ	lenor	y[A	ddr.	- נ.	> 0	Data	a I		 	 -
0	1	0 0			0 0	000100 000100	8 I 8 I	Ca	che[che[100] 100]	1	0		ļ	8	}	1	-1 -1	1	Read Read	Miss Miss	1	-8 -8	1	Inv Inv	alid[@ alid[@	0		Memo Memo	ory[00 ory[00	0010 0010	0] 0]	>	-16 -16			 	
	Pro	perty		1			PID			1	Res	ult	ī																									
Consis Invali Shared Read M	tency d Stat State liss Ch	Propert e Check Check ieck	y Che	ck]]] "Read	Enval Enval Enval Mis	id[0 id[0 id[0 s"[0		 	NA Pa: NA Pa:	ss ss																										
																		Evtor	mal	Outr	ut 1																	
tate 8 Tock=? 1,0,4,' 1,0,4,' ock=[1.	000010 000010	cessor 1 00","100 00","100	l is 0",0,0 0",0,0	idle 8,0,0 8,0,0	8,0,- 8,0,- 8,0,0,-	1,-1, 1,-1, 0,0,-:	"Read "Read	Mi: Mi: "Rec	55",- 55",-	8,-8, 8,-8, ss",-	"Inv "Inv	alid alid ."In	","I ","I vali	nval nval	id", id",	"00 "00	0010	80",- 80",- 80001	-16,	-16] -16]																		
Pid	I Ope	ration	,	ddr I	l Bin	ary A	ddr I	Ca	che[I	ndex	-, -	alid	Bit		Dirty	/ Bi	t I	Тад	1	Hit-	Miss	 1	Data		Coherer	ce Sta	ate	I M	Memo		ddr.	.j -	> [Date	a 1	 I	 	 -
1 1		0 0		4 4	0	000100 000100	9 I 9 I	C a C a	ache[ache[100] 100]	l l	0		1	e	3	ļ	-1 -1	1	Read Read	Miss Miss	1	-8 -8		Inv Inv	alid[1 alid[1	L] L]	ł	Mem Mem	ory[00 ory[00	0010 0010	10] - 10] -	>	-16 -16	5 1	1	 	 -
	Pro	perty					PIC)			Res	ult																										
Consis Invali Shared Read M	tency d Stat State fiss Ch	Propert e Check check heck	c Chi	eck 		"Read	Inval Inval Inval d Mis	id[id[id[s"[1) 1) 1) 1)		NA Pa NA Pa	ss ss																										
																		Exter	mal	Outo	ut 2																	
tate 8 Tock=? 2,0,4," 2,0,4," ock=[2,	: Proc 000010 000010 0,4,"0	essor 2 0","100 0","100	is : ,1,: ,1,: ,1,:	sendi L,0,0 L,0,0 D",1,	ing 9,0,0 9,0,0	Read ,0,"Re ,0,"Re 0,0,0,	requ ead H ead H	est it", it",	from -16, -16, Hit"	Addr -16,' -16,' ,-16,	ess: Shar Shar -16,	4, ed", ed", "Sha	and "Sha "Sha red"	Data red red	: 18 ,"00 ,"00	8, a 9001 9001	nd (00", 00", 0000	-16, -16,	-16 -16	51ate 5]. 5]. 16,-1	: 8 6]																	
Pid	l Ope	ration	I Ad	ldr I	Bin	ary Ad	ddr I	Cad	he[I	ndex	I V	alid	Bit	10	lirty	Bi	tΙ	Тад	ï	Hit-	Miss	1	Data		Coheren	ce Sta	ate	IM	Memor	y[A	ddr.	-1 -	> [Date	a I		 	 -
2 2	1	0 0	14	¥ ¥	0 0	000100 000100	3 I 3 I	Ca	che[che[100] 100]	ł	1		ł	e	,	1	0 0	I I	Rea Rea	d Hit d Hit	1	-16 -16	1	Sh Sh	ared[2 ared[2	2]	1	Mem Mem	ory[00 ory[00	0010 0010	0] - 0] -	>	-16 -16			 	 -
	Pro	perty					PID			 1	Res	ult	1																									
Consis Invali Shared Read H	tency d Stat State lit Che	Propert e Check Check ck	y Che	eck 		"Rec	Shar Shar Shar ad Hi	ed[2 ed[2 ed[2 t"[2	2) 2) 2) 2)		Pa: NA Pa: Pa:	ss ss ss	1																									

Figure A.27: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 8



Figure A.28: CACHE CONTROLLER EXECU-Figure A.29: CACHE CONTROLLER SIMULA-TION TION IN TEMPURA AT STATE 9 IN ANATEMPURA AT STATE 9

																Ex	terna	al Outp	ut 0									
ate Tock= ,0,8, ,0,8,	9: Proc ? "000100 "000100	essor 0 00","000 00","000	is s ,0,1 ,0,1	endir 0,0, 0,0,	ig R 1,-1, 1,-1,	ead ro 1,"Rea 1,"Rea	eques ad Mi ad Mi	t fro ss", ss",	om Add -8,-16 -8,-16	dress 5,"Ir 5,"Ir	s: 8, nvalid nvalid	and ","S ","S	Data hare hare	: 6, d","0 d","0	and 00010	Glo 300 300	bal 9 ,-16 ,-16	5tate: -16]. -16].	9									
ck=[0 Pid	,0,8,"0	eration	1 Ad	,0,1 dr	.,0,0,: Binary	1,-1,: y Addi	1,"Re n C	ad M ache	lss",- [Index	-8,-1 <]	Valid	Bit	d"," D	Share irty	Bit	-000 I T	1000 ag	,-16, Hit-	-16J Miss	Data	a I	Coherence State		Memory[Addr.	.]>	Data	a I	
0	1	0 0	8 8	1	000 000	1000 1000	1	Cach Cach	e[000] e[000]		0		1	0 0		1	-1 1	Read Read	Miss Miss	-8 -16	1 6 1	Invalid[0] Shared[0]		Memory[000100 Memory[000100	10]> 10]>	-16 -16	l l	
	Pro	operty		1			PID		1	Re	sult	1																
Consi Inval Share Read	stency id Stat d State Miss Ch	Property e Check Check ieck	y Che	ck 	"	SI SI Read	nared nared nared fiss"	[0] [0] [0] [0]	 	P N P	Pass IA Pass Pass																	
	•															E	xterna	al Outp	out 1									
tate Tock= 1,0,8, 1,0,8, ock=[1	9: Pro ? "000100 "000100 ,0,8,"	cessor 1 30","000 30","000 3001000"	is i ,0,0 ,0,0 ,"000	dle ,0,0 ,0,0 ",0,0	,1,-1, ,1,-1, 0,0,0,	-1,"R -1,"R 1,-1,	ead M ead M -1,"R	liss" liss" lead	,-8,-8 ,-8,-8 Miss",	8,"Ir 8,"Ir ,-8,-	nvalid nvalid -8,"In	","I ","I vali	nval nval d","	id", id", Inva	'000 '000 Lid"	1000 1000 , "00	",-1 ",-1 0100	6,-16] 6,-16] 0",-16	,-16]									
Pid	І Ор	eration	Ad	dr I	Binar	y Add	r I C	ache	[Inde>	x]	Valid	Bit	10	irty	Bit	Т	ag I	Hit-	Miss	Dat	a I	Coherence State	1	Memory[Addr.	.]>	Date	a	
1	l l	0 0	8 8	1	000 000	1000 1000	ł	Cach Cach	e[000] e[000]		0 0		l I	0		1	-1 -1	Read Read	Miss Miss	I -8 I -8	1	Invalid[1] Invalid[1]	1	Memory[000100 Memory[000100	00]> 00]>	-16 -16	ł	
	Pro	operty		1			PID			l Re	esult																	
Consi Inval Share Read	stency id State d State Miss Cl	Propert te Check e Check neck	y Che	ck 	"	In In In Read	valid valid valid Miss"	[1] [1] [1] [1]			NA Pass NA Pass																	
																E	cterna	al Outp	ut 2									
tate Tock= 2,0,8, 2,0,8, ock=[2	9: Proc ? "000100 "000100 ,0,8,"0	cessor 2 00","000 00","000 0001000"	is i ,0,0 ,0,0 ,000	dle ,0,0, ,0,0,	1,-1, 1,-1, 0,0,0,	-1,"R -1,"R 1,-1,	ead M ead M -1,"R	liss" liss" lead l	,-8,-8 ,-8,-8 Miss",	8,"Ir 8,"Ir ,-8,-	nvalid nvalid -8,"In	","I ","I vali	nval nval d","	id",' id",' Inval	'000: '000: id"	1000 1000 , "00	",-10 ",-10 01000	6,-16] 6,-16] ð",-16	,-16]									
Pid	I Ope	eration	I Ade	dr I	Binar	y Add	r I C	ache	[Index	d I	Valid	Bit	ID	irty	Bit	IТ	ag I	Hit-	Miss	Date	a I	Coherence State	1	Memory[Addr.	.]>	Data	a	
2	1	0 0	8 8	-	000 000	1000 1000	-	Cach Cach	e[000] e[000]		0 0		ł	0		1	-1 -1	Read Read	Miss Miss	-8 -8	1	Invalid[2] Invalid[2]		Memory[000100 Memory[000100	10]> 10]>	-16 -16	-	
	Pro	operty					PID			Re	sult																	
Consi Inval Share Read	stency id Stat d State Miss Cł	Property e Check check heck	y Che	ck 	"	In In In Read	valid valid valid Miss"	[2] [2] [2] [2]		I N I P I N	IA Pass IA Pass	1																

Figure A.30: LOCAL STATES & PROPERTIES OF PROCESSORS 0, 1, 2 AT STATE 9

Appendix B

Appendix B: Tempura Code for Cache Controller

```
Listing B.1: Tempura Code of Cache Controller
```

```
1 /* -*- Mode: C -*-
2
   * L2_Cache_MSI_V1_5.t
3
4
    * This file is part Tempura: Interval Temporal Logic interpreter.
5
6
    *
    * Copyright (C) 1998-2017 Nayef H. Alshammari, Antonio Cau
7
8
    *
9
    * Tempura is free software: you can redistribute it and/or modify
    * it under the terms of the GNU General Public License as published by
10
    * the Free Software Foundation, either version 3 of the License, or
11
   * (at your option) any later version.
12
13
    *
14
    * Tempura is distributed in the hope that it will be useful,
    * but WITHOUT ANY WARRANTY; without even the implied warranty of
15
    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16
    * GNU General Public License for more details.
17
18
    *
    * You should have received a copy of the GNU General Public License
19
    * along with Tempura. If not, see <http://www.gnu.org/licenses/>.
20
21
    *
22
   */
23
24 define nprocessors = 3.
25 define nmemorylocations = 16.
26 define ncachelocations = 8.
27 define nlocations = 8. /* for Tag and Index */
28 define initial_value = -8.
29 define initial_value2 = -16.
30 define modified = 0.
31 define shared = 1.
32 define invalid = 2.
33
34
35
36 load "../library/conversion".
37 load "../library/exprog".
```

```
38 load "../library/tcl".
39
40 /* anatempura 0 */
41 /* anatempura 1 */
42 /* anatempura 2 */
43
44 /* tcl L2_Cache_MSI_v3 3*/
45
46
47
48 set print_states=true.
49 set break_is_abort=false.
50
51 define avar1(X,a) = {
52 X[a]
53 }.
54
55 define aval1(X,b) = {
56 X[b]
57 }.
58
59 define atime1(X,c) = {
60 strint(X[c])
61 }.
62
63 define atime_microl(X,d) = {
64 strint(X[d])
65 }.
66
67 define prog_send2(A,X) = {
  format("!E: prog%s %s\n",ctype(A),parstr([X]))
68
69 }.
70
71 define prog_send_ne1(A,X) = {
72 empty and format("!E: prog%s %s\n",ctype(A),parstr([X]))
73 }.
74
75 /* 2^0 to 2^127 */
76 define bits=[1,2,4,8,16,32,64,128,256,512,1024,2048,
```

```
4096,8192,16384,32768,65536,131072,262144,
77
     524288,1048576,2097152,4194304,8388608,
78
    16777216,33554432,67108864,134217728,
79
     268435456, 536870912, 1073741824, 2147483648].
80
81
   define bit (Bitno, Number) = { ( (Number div bits[Bitno]) mod 2 = 1) }.
82
83
84
85
   define inttobitslist_msb(X) = {
86
     [bit(31,X),bit(30,X),bit(29,X),bit(28,X),
87
    bit(27,X), bit(26,X), bit(25,X), bit(24,X),
88
    bit(23,X),bit(22,X),bit(21,X),bit(20,X),
89
    bit(19,X), bit(18,X), bit(17,X), bit(16,X),
90
   bit(15,X), bit(14,X), bit(13,X), bit(12,X),
91
   bit(11,X),bit(10,X),bit(9,X),bit(8,X),
92
    bit(7,X), bit(6,X), bit(5,X), bit(4,X),
93
    bit(3,X),bit(2,X),bit(1,X),bit(0,X)]
94
95 }.
96 define single_bit(X) = {
    exists i: {
97
    skip and for (i<32) do {</pre>
98
     (if bit(i,X) then "1" else "0")
99
100
    }
101
    }
   }.
102
103
   define msb32_2(Y, X) = \{
104
     (if bit(Y,X) then "1" else "0")
105
106 }.
107
   define msb_16_index(X) ={
108
     (if bit(3,X) then "1" else "0") +
109
     (if bit(2,X) then "1" else "0") +
110
     (if bit(1,X) then "1" else "0") +
111
112
     (if bit(0,X) then "1" else "0")
113 }.
114
115 define msb_8_index(X) = {
```

```
(if bit(2,X) then "1" else "0") +
116
     (if bit(1,X) then "1" else "0") +
117
     (if bit(0,X) then "1" else "0")
118
119 }.
120
   define msb_14_index(X) = {
     (if bit(13,X) then "1" else "0") +
121
     (if bit(12,X) then "1" else "0") +
122
     (if bit(11,X) then "1" else "0") +
123
     (if bit(10,X) then "1" else "0") +
124
     (if bit(9,X) then "1" else "0") +
125
     (if bit(8,X) then "1" else "0") +
126
     (if bit(7,X) then "1" else "0") +
127
     (if bit(6,X) then "1" else "0") +
128
     (if bit(5,X) then "1" else "0") +
129
     (if bit(4,X) then "1" else "0") +
130
     (if bit(3,X) then "1" else "0") +
131
     (if bit(2,X) then "1" else "0") +
132
     (if bit(1,X) then "1" else "0") +
133
134
     (if bit(0,X) then "1" else "0")
135
   }.
   define msb_7bits_addr(X) = {
136
     (if bit(6,X) then "1" else "0") +
137
     (if bit(5,X) then "1" else "0") +
138
     (if bit(4,X) then "1" else "0") +
139
     (if bit(3,X) then "1" else "0") +
140
     (if bit(2,X) then "1" else "0") +
141
     (if bit(1,X) then "1" else "0") +
142
     (if bit(0,X) then "1" else "0")
143
144
   }.
   define msb(X) = \{
145
     (if bit(31,X) then "1" else "0") +
146
     (if bit(30,X) then "1" else "0") +
147
     (if bit(29,X) then "1" else "0") +
148
     (if bit(28,X) then "1" else "0") +
149
     (if bit(27,X) then "1" else "0") +
150
151
     (if bit(26,X) then "1" else "0") +
     (if bit(25,X) then "1" else "0") +
152
     (if bit(24,X) then "1" else "0") +
153
     (if bit(23,X) then "1" else "0") +
154
```

```
(if bit(22,X) then "1" else "0") +
155
     (if bit(21,X) then "1" else "0") +
156
     (if bit(20,X) then "1" else "0") +
157
     (if bit(19,X) then "1" else "0") +
158
     (if bit(18,X) then "1" else "0") +
159
     (if bit(17,X) then "1" else "0") +
160
     (if bit(16,X) then "1" else "0") +
161
     (if bit(15,X) then "1" else "0") +
162
     (if bit(14,X) then "1" else "0") +
163
     (if bit(13,X) then "1" else "0") +
164
     (if bit(12,X) then "1" else "0") +
165
     (if bit(11,X) then "1" else "0") +
166
     (if bit(10,X) then "1" else "0") +
167
     (if bit(9,X) then "1" else "0") +
168
     (if bit(8,X) then "1" else "0") +
169
     (if bit(7,X) then "1" else "0") +
170
     (if bit(6,X) then "1" else "0") +
171
     (if bit(5,X) then "1" else "0") +
172
173
     (if bit(4,X) then "1" else "0") +
     (if bit(3,X) then "1" else "0") +
174
     (if bit(2,X) then "1" else "0") +
175
     (if bit(1,X) then "1" else "0") +
176
     (if bit(0,X) then "1" else "0")
177
178
   }.
179
   define tag_field_cache(X) = {
180
     (if bit(31,X) then "1" else "0") +
181
     (if bit(30,X) then "1" else "0") +
182
     (if bit(29,X) then "1" else "0") +
183
     (if bit(28,X) then "1" else "0") +
184
     (if bit(27,X) then "1" else "0") +
185
     (if bit(26,X) then "1" else "0") +
186
     (if bit(25,X) then "1" else "0") +
187
     (if bit(24,X) then "1" else "0") +
188
     (if bit(23,X) then "1" else "0") +
189
190
     (if bit(22,X) then "1" else "0") +
     (if bit(21,X) then "1" else "0") +
191
     (if bit(20,X) then "1" else "0") +
192
     (if bit(19,X) then "1" else "0") +
193
```
```
(if bit(18,X) then "1" else "0") +
194
     (if bit(17,X) then "1" else "0") +
195
     (if bit(16,X) then "1" else "0") +
196
     (if bit(15,X) then "1" else "0") +
197
     (if bit(14,X) then "1" else "0") +
198
     (if bit(13,X) then "1" else "0") +
199
     (if bit(12,X) then "1" else "0") +
200
     (if bit(11,X) then "1" else "0") +
201
     (if bit(10,X) then "1" else "0") +
202
     (if bit(9,X) then "1" else "0") +
203
     (if bit(8,X) then "1" else "0") +
204
     (if bit(7,X) then "1" else "0") +
205
     (if bit(6,X) then "1" else "0") +
206
     (if bit(5,X) then "1" else "0") +
207
     (if bit(4,X) then "1" else "0") +
208
     (if bit(3,X) then "1" else "0")
209
210 }.
211
212
   define index_field_cache_8(X) = {
     (if bit(2,X) then "1" else "0") +
213
     (if bit(1,X) then "1" else "0") +
214
     (if bit(0,X) then "1" else "0")
215
216 ].
217
   define index_field_cache(X) = {
218
     (if bit(9,X) then "1" else "0") +
219
     (if bit(8,X) then "1" else "0") +
220
     (if bit(7,X) then "1" else "0") +
221
     (if bit(6,X) then "1" else "0") +
222
     (if bit(5,X) then "1" else "0") +
223
     (if bit(4,X) then "1" else "0") +
224
     (if bit(3,X) then "1" else "0") +
225
     (if bit(2,X) then "1" else "0") +
226
     (if bit(1,X) then "1" else "0") +
227
     (if bit(0,X) then "1" else "0")
228
229
   }.
230
231 define tag_field_memory(X) = {
     (if bit(31,X) then "1" else "0") +
232
```

```
(if bit(30,X) then "1" else "0") +
233
     (if bit(29,X) then "1" else "0") +
234
     (if bit(28,X) then "1" else "0") +
235
     (if bit(27,X) then "1" else "0") +
236
     (if bit(26,X) then "1" else "0") +
237
     (if bit(25,X) then "1" else "0") +
238
     (if bit(24,X) then "1" else "0") +
239
     (if bit(23,X) then "1" else "0") +
240
     (if bit(22,X) then "1" else "0") +
241
     (if bit(21,X) then "1" else "0") +
242
     (if bit(20,X) then "1" else "0") +
243
     (if bit(19,X) then "1" else "0") +
244
     (if bit(18,X) then "1" else "0") +
245
     (if bit(17,X) then "1" else "0") +
246
     (if bit(16,X) then "1" else "0") +
247
     (if bit(15,X) then "1" else "0") +
248
     (if bit(14,X) then "1" else "0") +
249
     (if bit(13,X) then "1" else "0") +
250
251
     (if bit(12,X) then "1" else "0") +
     (if bit(11,X) then "1" else "0")
252
253
254
   }.
255
256
   define index_field_memory_16(X) = {
     (if bit(3,X) then "1" else "0") +
257
     (if bit(2,X) then "1" else "0") +
258
     (if bit(1,X) then "1" else "0") +
259
     (if bit(0,X) then "1" else "0")
260
261
   }.
262
   define index_field_memory(X) = {
263
     (if bit(10,X) then "1" else "0") +
264
     (if bit(9,X) then "1" else "0") +
265
     (if bit(8,X) then "1" else "0") +
266
     (if bit(7,X) then "1" else "0") +
267
268
     (if bit(6,X) then "1" else "0") +
     (if bit(5,X) then "1" else "0") +
269
     (if bit(4,X) then "1" else "0") +
270
     (if bit(3,X) then "1" else "0") +
271
```

```
(if bit(2,X) then "1" else "0") +
272
     (if bit(1,X) then "1" else "0") +
273
     (if bit(0,X) then "1" else "0")
274
   1.
275
276
   define data_field(X) = {
277
     (if bit(31,X) then "1" else "0") +
278
     (if bit(30,X) then "1" else "0") +
279
     (if bit(29,X) then "1" else "0") +
280
     (if bit(28,X) then "1" else "0") +
281
     (if bit(27,X) then "1" else "0") +
282
     (if bit(26,X) then "1" else "0") +
283
     (if bit(25,X) then "1" else "0") +
284
     (if bit(24,X) then "1" else "0") +
285
     (if bit(23,X) then "1" else "0") +
286
     (if bit(22,X) then "1" else "0") +
287
     (if bit(21,X) then "1" else "0") +
288
     (if bit(20,X) then "1" else "0") +
289
290
     (if bit(19,X) then "1" else "0") +
     (if bit(18,X) then "1" else "0") +
291
     (if bit(17,X) then "1" else "0") +
292
     (if bit(16,X) then "1" else "0") +
293
     (if bit(15,X) then "1" else "0") +
294
295
     (if bit(14,X) then "1" else "0") +
     (if bit(13,X) then "1" else "0") +
296
     (if bit(12,X) then "1" else "0") +
297
     (if bit(11,X) then "1" else "0") +
298
     (if bit(10,X) then "1" else "0") +
299
     (if bit(9,X) then "1" else "0") +
300
     (if bit(8,X) then "1" else "0") +
301
     (if bit(7,X) then "1" else "0") +
302
     (if bit(6,X) then "1" else "0") +
303
     (if bit(5,X) then "1" else "0") +
304
     (if bit(4,X) then "1" else "0") +
305
     (if bit(3,X) then "1" else "0") +
306
307
     (if bit(2,X) then "1" else "0") +
     (if bit(1,X) then "1" else "0") +
308
     (if bit(0,X) then "1" else "0")
309
310 }.
```

```
311
   define update_msi(i,B,L2CacheState,v) =
312
313
   {
    (forall j<ncachelocations :
314
    if j=B then { L2CacheState[i][j]:=v }
315
    else { stable(L2CacheState[i][j]) }
316
317
    )
318
   }.
319
320
   define cs_text(V) = {
    if V=modified then "Modified"
321
     else if V=shared then "Shared"
322
     else if V=invalid then "Invalid"
323
    else "Error"
324
325 }.
326
   define cpu_request (MainMemory, L2CacheMemory, L2CacheTag, L2CacheState,
327
   Vbit,Dbit,x,RW,ADDR,DATA,j,Tick) = {
328
329
     exists y,z,indexc, indexm, tag, datam, csx, csy, csz, tagx, tagy, tagz, datax, datay, dataz,
     stringx, stringy, stringz,tmpwb, vbitx,vbity,vbitz, nvbitx,nvbity,nvbitz, ncsx, ncsy, ncsz,
330
    dbitx, dbity, dbitz, ndbitx, ndbity, ndbitz, ntaqx, ntaqy, ntaqz, Sx, Sy, Sz, S,
331
332
     cmx, cmy, cmz, ncmx, ncmy, ncmz, mm, nmm : {
    y = (x+1) \mod n processors and
333
334
     z = (x+2) mod nprocessors and
     indexc = ADDR mod ncachelocations and
335
     indexm = ADDR mod nmemorylocations and
336
337
     tag = ADDR div ncachelocations and
     csx = L2CacheState[x][indexc] and
338
339
     csy = L2CacheState[y][indexc] and
     csz = L2CacheState[z][indexc] and
340
    ncsx = next(L2CacheState[x][indexc]) and
341
    ncsy = next(L2CacheState[y][indexc]) and
342
     ncsz = next(L2CacheState[z][indexc]) and
343
344
     tagx = L2CacheTag[x][indexc] and
    tagy = L2CacheTag[y][indexc] and
345
346
     tagz = L2CacheTag[z][indexc] and
    ntagx = next(L2CacheTag[x][indexc]) and
347
    ntagy = next(L2CacheTag[y][indexc]) and
348
    ntagz = next(L2CacheTag[z][indexc]) and
349
```

```
350
351
352
    skip and
353
     /*stringy = " " and
354
    stringz = " " and*/
355
     /*format("Processor %t, Cache is %t \n",x,cs_text(csx)) and
356
     format("Processor %t, Cache is %t n",z,cs_text(csz)) and
357
     format("Processor %t, Cache is %t \n",y,cs_text(csy)) and*/
358
    vbitx = {if csx = shared or csx = modified then 1 else 0} and
359
    vbity = {if csy = shared or csy = modified then 1 else 0} and
360
    vbitz = {if csz = shared or csz = modified then 1 else 0} and
361
    nvbitx = {if ncsx = shared or ncsx = modified then 1 else 0} and
362
    nvbity = {if ncsy = shared or ncsy = modified then 1 else 0} and
363
    nvbitz = {if ncsz = shared or ncsz = modified then 1 else 0} and
364
365
     dbitx = {if csx = modified then 1 else 0} and
366
    dbity = {if csy = modified then 1 else 0} and
367
368
     dbitz = {if csz = modified then 1 else 0} and
    ndbitx = {if ncsx = modified then 1 else 0} and
369
    ndbity = {if ncsy = modified then 1 else 0} and
370
    ndbitz = {if ncsz = modified then 1 else 0} and
371
372
373
    if RW = 0 then { /* read */
374
    stringx = {if tag = tagx and (csx = shared or csx = modified) then "Read Hit" else "Read ...
375
         Miss" } and
    stringy = {if tag = tagy and (csy = shared or csy = modified) then "Read Hit" else "Read ...
376
         Miss" } and
    stringz = {if tag = tagz and (csz = shared or csz = modified) then "Read Hit" else "Read ...
377
         Miss"} and
    if tag = tagx then {
378
     /* read hit cache x */
379
    if csx = shared or csx = modified then {
380
     /* normal hit */
381
382
    /*stringx = "Read hit" and*/
    format("State %d: Processor %t getting data from Cache[%t] \n", j, x, indexc) and
383
384
    memory_unchanged(MainMemory) and
    DATA = L2CacheMemory[x][indexc] and
385
```

```
386
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,x) and
387
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
388
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
     /*stringy = " " and*/
389
     /*stringz = " " and*/
390
    update_msi(x,indexc,L2CacheState,csx) and
391
    update_msi(y, indexc, L2CacheState, csy) and
392
393
    update_msi(z, indexc, L2CacheState, csz)
     } else { /* cache line x invalid */
394
     /*stringx = "Read miss" and*/
395
    if csy = invalid and csz = invalid then {
396
     format("State %d: Getting data from global memory\n", j) and
397
398
    DATA = MainMemory[indexm] and
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
399
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
400
    cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
401
     /*stringy = "Read miss" and*/
402
     /*stringz = "Read miss" and*/
403
404
    memory_unchanged(MainMemory) and
    update_msi(x,indexc,L2CacheState,shared) and
405
    update_msi(y, indexc, L2CacheState, invalid) and
406
407
    update_msi(z, indexc, L2CacheState, invalid)
     } else if csy = invalid and csz = modified then {
408
409
     if tag = tagz then { /* read hit in cache z */
     /*stringz = "Read hit" and*/
410
     /*stringy = "Read miss" and*/
411
412
     format ("State %d: Getting data from Cache of processor %t n, j, z) and
    DATA = L2CacheMemory[z][indexc] and
413
414
     write_to_memory (MainMemory, x, indexm, DATA, Tick) and
     format("State %d: Coherence step for processor %t\n", j, z) and
415
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
416
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
417
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
418
    update_msi(x,indexc,L2CacheState,shared) and
419
    update_msi(y, indexc, L2CacheState, invalid) and
420
421
    update_msi(z,indexc,L2CacheState,shared)
     } else { /* read miss in cache z */
422
     /*stringz = "Read miss" and*/
423
    /*stringy = "Read miss" and*/
424
```

425 format("State %d: Getting data from global memory\n", j) and 426 tmpwb = 8*tagz+indexc and dataz = L2CacheMemory[z][indexc] and 427 format ("State %d: Processor %t, write-back cache [%t] with tag %t and 428 data %t to memory[%t] \n", j, z, indexc, tagz, dataz, tmpwb) and 429 DATA = MainMemory[indexm] and 430 431 write_to_memory(MainMemory, z, tmpwb, dataz, Tick) and 432 write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and 433 434 cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and update_msi(x, indexc, L2CacheState, shared) and 435 update_msi(y, indexc, L2CacheState, invalid) and 436 437 update_msi(z,indexc,L2CacheState,invalid) 438 3 439 } else if csy = modified and csz = invalid then { if tag = tagy then { /* read hit in cache y */ 440 /*stringy = "Read hit" and*/ 441 /*stringz = "Read miss" and*/ 442 443 format ("State %d: Getting data from Cache of processor %t n", j, y) and DATA = L2CacheMemory[y][indexc] and 444 write_to_memory(MainMemory, x, indexm, DATA, Tick) and 445 446 format ("State %d: Coherence step for processor %t\n", j, y) and write_to_cache (L2CacheMemory, L2CacheTaq, Vbit, x, indexc, DATA, taq, j) and 447 448 cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and 449 update_msi(x, indexc, L2CacheState, shared) and 450 update_msi(z,indexc,L2CacheState,invalid) and 451 update_msi(y, indexc, L2CacheState, shared) 452 453 } else { /* read miss in cache y */ /*stringy = "Read miss" and*/ 454 /*stringz = "Read miss" and*/ 455 format("State %d: Getting data from global memory\n", j) and 456 tmpwb = 8*tagy+indexc and 457 datay = L2CacheMemory[y][indexc] and 458 format ("State %d: Processor %t, write-back cache[%t] with tag %t and data %t 459 460 to memory[%t] n", j, y, indexc, tagy, datay, tmpwb) and DATA = MainMemory[indexm] and 461 write_to_memory(MainMemory,y, tmpwb, datay,Tick) and 462

463 write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and

```
464
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
465
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
    update_msi(x, indexc, L2CacheState, shared) and
466
     update_msi(y, indexc, L2CacheState, invalid) and
467
     update_msi(z, indexc, L2CacheState, invalid)
468
     ł
469
     } else if csy = shared then {
470
     if tag = tagy then { /* read hit in cache y */
471
     /*stringy = "Read hit" and*/
472
     /*stringz = " " and*/
473
     format("State %d: Getting data from Cache of processor %t \n", j, y) and
474
    DATA = L2CacheMemory[y][indexc] and
475
476
    memory_unchanged(MainMemory) and
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
477
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
478
    cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
479
     update_msi(x, indexc, L2CacheState, shared) and
480
481
    update_msi(z,indexc,L2CacheState,csz) and
482
     update_msi(y, indexc, L2CacheState, shared)
     } else { /* read miss in cache y */
483
     /*stringy = "Read miss" and*/
484
485
     if csz = shared then {
     if tag = tagz then { /* read hit in cache z */
486
487
     /*stringz = "Read hit " and*/
     format("State %d: Getting data from Cache of processor %t n", j, z) and
488
    DATA = L2CacheMemory[z][indexc] and
489
490
    memory_unchanged(MainMemory) and
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
491
492
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
493
     update_msi(x, indexc, L2CacheState, shared) and
494
     update_msi(y, indexc, L2CacheState, invalid) and
495
     update_msi(z, indexc, L2CacheState, shared)
496
     } else { /* read miss in cache z */
497
     /*stringz = "Read miss" and*/
498
499
     format("State %d: Getting data from global memory\n", j) and
    DATA = MainMemory[indexm] and
500
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
501
```

502 cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and

```
503
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
504
    memory_unchanged(MainMemory) and
     update_msi(x, indexc, L2CacheState, shared) and
505
     update_msi(y, indexc, L2CacheState, invalid) and
506
     update_msi(z, indexc, L2CacheState, invalid)
507
     ł
508
509
     } else {
510
     /*stringz = "Read miss" and*/
     format("State %d: Getting data from global memory\n", j) and
511
512
    DATA = MainMemory[indexm] and
     write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
513
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
514
515
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
    memory_unchanged (MainMemory) and
516
517
     update_msi(x,indexc,L2CacheState,shared) and
    update_msi(y, indexc, L2CacheState, invalid) and
518
     update_msi(z, indexc, L2CacheState, invalid)
519
520
     ł
521
     ł
522
     } else {
     if csz = shared then {
523
524
     if tag = tagz then { /* read hit in cache z */
     /*stringz = "Read hit" and*/
525
526
     /*stringy = " " and*/
     format("State %d: Getting data from Cache of processor %t n", j, z) and
527
     DATA = L2CacheMemory[z][indexc] and
528
529
     memory_unchanged(MainMemory) and
     write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
530
531
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
532
     update_msi(x, indexc, L2CacheState, shared) and
533
     update_msi(y, indexc, L2CacheState, invalid) and
534
     update_msi(z, indexc, L2CacheState, shared)
535
     } else { /* read miss in cache z */
536
     /*stringz = "Read miss" and*/
537
538
     /*stringy = "Read miss" and*/
     format("State %d: Getting data from global memory\n", j) and
539
    DATA = MainMemory[indexm] and
540
```

541 write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and

```
542
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
543
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
544
    memory_unchanged (MainMemory) and
     update_msi(x, indexc, L2CacheState, shared) and
545
     update_msi(y, indexc, L2CacheState, invalid) and
546
     update_msi(z, indexc, L2CacheState, invalid)
547
548
     ł
549
     } else {
     /*stringz = "Read miss" and*/
550
     /*stringy = "Read miss" and*/
551
     format("State %d: Getting data from global memoryn", j) and
552
     DATA = MainMemory[indexm] and
553
554
     write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
555
556
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
    memory_unchanged (MainMemory) and
557
     update_msi(x,indexc,L2CacheState,shared) and
558
559
     update_msi(y, indexc, L2CacheState, invalid) and
560
     update_msi(z, indexc, L2CacheState, invalid)
561
     }
     ł
562
563
     ł
     } else { /* read miss tag \neq tagx */
564
565
     /*stringx = "Read miss" and*/
     if csx = invalid then { /* cache line x is invalid */
566
     if csy = invalid and csz = invalid then {
567
     /*stringz = "Read miss" and*/
568
     /*stringy = "Read miss" and*/
569
570
     format("State %d: Getting data from global memory\n", j) and
    DATA = MainMemory[indexm] and
571
     write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
572
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
573
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
574
575
     memory_unchanged(MainMemory) and
    update_msi(x, indexc, L2CacheState, shared) and
576
577
     update_msi(y, indexc, L2CacheState, invalid) and
     update_msi(z, indexc, L2CacheState, invalid)
578
     } else if csy = invalid and csz = modified then {
579
     if tag = tagz then { /* read Hit in cache z */
580
```

```
/*stringz = "Read hit" and*/
581
     /*stringy = " " and*/
582
     format ("State %d: Getting data from Cache of processor %t n, j, z) and
583
    DATA = L2CacheMemory[z][indexc] and
584
    write_to_memory (MainMemory, x, indexm, DATA, Tick) and
585
     format("State %d: Coherence step for processor %t\n", j, z) and
586
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
587
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
588
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
589
     update_msi(x, indexc, L2CacheState, shared) and
590
    update_msi(y, indexc, L2CacheState, invalid) and
591
    update_msi(z, indexc, L2CacheState, shared)
592
593
     } else { /* read miss in cache z */
     /*stringz = "Read miss" and*/
594
595
     /*stringy = "Read miss" and*/
    format("State %d: Getting data from global memory\n", j) and
596
     tmpwb = 8*tagz+indexc and
597
598
    dataz = L2CacheMemory[z][indexc] and
599
     format ("State %d: Processor %t, write-back cache [%t] with tag %t and
     data %t to memory[%t] n, j, z, indexc, tagz, dataz, tmpwb) and
600
    DATA = MainMemory[indexm] and
601
602
    write_to_memory(MainMemory, z, tmpwb, dataz, Tick) and
    write_to_cache (L2CacheMemory, L2CacheTaq, Vbit, x, indexc, DATA, taq, j) and
603
604
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
605
    update_msi(x, indexc, L2CacheState, shared) and
606
    update_msi(y, indexc, L2CacheState, invalid) and
607
    update_msi(z, indexc, L2CacheState, invalid)
608
609
     } else if csy = modified and csz = invalid then {
610
     if tag = tagy then { /* read Hit in cache y */
611
     /*stringy = "Read hit" and*/
612
     /*stringz = "Read miss" and*/
613
     format ("State %d: Getting data from Cache of processor %t n", j, y) and
614
    DATA = L2CacheMemory[y][indexc] and
615
616
     format("State %d: Coherence step for processor %t\n", j, y) and
    write_to_memory(MainMemory, x, indexm, DATA, Tick) and
617
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
618
```

619 cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and

```
620
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
621
    update_msi(x, indexc, L2CacheState, shared) and
    update_msi(z, indexc, L2CacheState, invalid) and
622
    update_msi(y, indexc, L2CacheState, shared)
623
     } else { /* read Miss in cache y */
624
     /*stringy = "Read miss" and*/
625
     /*stringz = "Read miss" and*/
626
627
     format("State %d: Getting data from global memory\n", j) and
    tmpwb = 8*tagy+indexc and
628
     datay = L2CacheMemory[y][indexc] and
629
     format("State %d: Processor %t, write-back cache[%t] with tag %t and
630
     data %t to memory[%t] \n", j, y, indexc, tagy, datay, tmpwb) and
631
632
    DATA = MainMemory[indexm] and
    write_to_memory(MainMemory,y, tmpwb, datay,Tick) and
633
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
634
    cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
635
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
636
    update_msi(x,indexc,L2CacheState,shared) and
637
638
     update_msi(y, indexc, L2CacheState, invalid) and
    update_msi(z,indexc,L2CacheState,invalid)
639
     ł
640
641
     } else if csy = shared then {
    if tag = tagy then { /* read hit in cache y */
642
643
     /*stringy = " Read hit" and*/
     /*stringz = " " and*/
644
     format ("State %d: Getting data from Cache of processor %t \n", j, y) and
645
    DATA = L2CacheMemory[y][indexc] and
646
    memory_unchanged(MainMemory) and
647
648
    write_to_cache (L2CacheMemory, L2CacheTag, Vbit, x, indexc, DATA, tag, j) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
649
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
650
    update_msi(x, indexc, L2CacheState, shared) and
651
    update_msi(z,indexc,L2CacheState,csz) and
652
    update_msi(y, indexc, L2CacheState, shared)
653
    } else { /* read miss in cache y */
654
655
     /*stringy = "Read miss" and*/
    if csz = shared then {
656
     if tag = tagz then { /* read hit in cache z */
657
    /*stringz = "Read hit" and*/
658
```

```
659
     format ("State %d: Getting data from Cache of processor %t \n", j, y) and
660
    DATA = L2CacheMemory[z][indexc] and
    memory_unchanged (MainMemory) and
661
     write_to_cache (L2CacheMemory, L2CacheTag, Vbit, x, indexc, DATA, tag, j) and
662
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
663
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
664
     update_msi(x, indexc, L2CacheState, shared) and
665
     update_msi(y, indexc, L2CacheState, invalid) and
666
     update_msi(z, indexc, L2CacheState, shared)
667
     } else { /* read miss in cache z */
668
     /*stringz = "Read miss" and*/
669
     format("State %d: Getting data from global memory\n", j) and
670
671
    DATA = MainMemory[indexm] and
     write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
672
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
673
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
674
     memory_unchanged (MainMemory) and
675
     update_msi(x,indexc,L2CacheState,shared) and
676
677
     update_msi(y, indexc, L2CacheState, invalid) and
     update_msi(z,indexc,L2CacheState,invalid)
678
     ł
679
680
     } else {
     /*stringz = "Read miss" and*/
681
682
     format("State %d: Getting data from global memory\n", j) and
     DATA = MainMemory[indexm] and
683
     write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
684
685
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
686
687
     memory_unchanged (MainMemory) and
     update_msi(x, indexc, L2CacheState, shared) and
688
     update_msi(y, indexc, L2CacheState, invalid) and
689
     update_msi(z, indexc, L2CacheState, invalid)
690
691
     ł
692
     ł
    } else {
693
694
     if csz = shared then {
     if tag = tagz then { /* read hit in cache z */
695
     /*stringz = "Read hit" and*/
696
    /*stringy = " " and*/
697
```

```
698
     format ("State %d: Getting data from Cache of processor %t n, j, z) and
699
    DATA = L2CacheMemory[z][indexc] and
    memory_unchanged (MainMemory) and
700
     write_to_cache (L2CacheMemory, L2CacheTag, Vbit, x, indexc, DATA, tag, j) and
701
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
702
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
703
704
     update_msi(x, indexc, L2CacheState, shared) and
     update_msi(y, indexc, L2CacheState, invalid) and
705
     update_msi(z, indexc, L2CacheState, shared)
706
707
     } else { /* read miss in cache z */
     /*stringz = "Read miss" and*/
708
     /*stringy = "Read miss" and*/
709
710
     format("State %d: Getting data from global memory\n", j) and
    DATA = MainMemory[indexm] and
711
712
     write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
713
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
714
715
    memory_unchanged(MainMemory) and
716
     update_msi(x, indexc, L2CacheState, shared) and
     update_msi(y, indexc, L2CacheState, invalid) and
717
    update_msi(z, indexc, L2CacheState, invalid)
718
719
     ł
     } else {
720
721
     /*stringy = "Read miss" and*/
     /*stringz = "Read miss" and*/
722
     format("State %d: Getting data from global memory\n", j) and
723
724
    DATA = MainMemory[indexm] and
     write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
725
726
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
727
    memory_unchanged(MainMemory) and
728
     update_msi(x, indexc, L2CacheState, shared) and
729
     update_msi(y, indexc, L2CacheState, invalid) and
730
     update_msi(z, indexc, L2CacheState, invalid)
731
    }
732
733
     ł
     } else if csx = shared then { /* cache line x is shared */
734
     if csz = shared and tagz = tag then { /* cache line z is shared and
735
     a read hit on cache line z */
```

736

```
/*stringz = "Read hit" and*/
737
     /*stringy = " " and*/
738
739
     format ("State %d: Getting data from Cache of processor %t n", j, z) and
    DATA = L2CacheMemory[z][indexc] and
740
    memory_unchanged (MainMemory) and
741
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
742
    cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
743
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
744
    update_msi(x, indexc, L2CacheState, shared) and
745
    update_msi(y, indexc, L2CacheState, csy) and
746
    update_msi(z, indexc, L2CacheState, shared)
747
     } else { /* cache line z is not shared or a read miss on cache line z */
748
     /*if tagz \neq tag then { stringz = "Read miss" } else { stringz = " " } and*/
749
    if csy = shared and tagy = tag then { /* cache line y is shared and
750
751
     a read hit on cache line y */
     /*stringy = "Read hit" and*/
752
     format ("State %d: Getting data from Cache of processor %t n", j, y) and
753
    DATA = L2CacheMemory[y][indexc] and
754
755
    memory_unchanged (MainMemory) and
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
756
    cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
757
758
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
    update_msi(x, indexc, L2CacheState, shared) and
759
760
     update_msi(z,indexc,L2CacheState,csz) and
    update_msi(y,indexc,L2CacheState,shared)
761
     } else { /* cache line y is not shared or a read miss on cache line y */
762
     /*if tagy \neq tag then { stringy = "Read miss" } else { stringy = " " } and*/
763
     format("State %d: Getting data from global memory\n", j) and
764
765
    DATA = MainMemory[indexm] and
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
766
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
767
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
768
    memory_unchanged (MainMemory) and
769
770
    update_msi(x,indexc,L2CacheState,shared) and
771
    update_msi(y, indexc, L2CacheState, csy) and
772
    update_msi(z,indexc,L2CacheState,csz)
773
    1
774
    } else { /* cache line x is modified, write-back */
775
```

```
/*stringy = " " and*/
776
     /*stringz = " " and*/
777
778
     format("State %d: Getting data from global memory\n", j) and
    DATA = MainMemory[indexm] and
779
     tmpwb = 8*tagx+indexc and
780
    datax = L2CacheMemory[x][indexc] and
781
782
     format("State %d: Processor %t, write-back cache[%t] with tag %t
783
     and data %t to memory[%t] \n", j, x, indexc, tagx, datax, tmpwb) and
    write_to_memory (MainMemory, x, tmpwb, datax, Tick) and
784
785
    write_to_cache (L2CacheMemory, L2CacheTag, Vbit, x, indexc, DATA, tag, j) and
    cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
786
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
787
788
    update_msi(x,indexc,L2CacheState,shared) and
    update_msi(y, indexc, L2CacheState, csy) and
789
    update_msi(z,indexc,L2CacheState,csz)
790
    ł
791
792
    }
793
    } else { /* write */
794
     stringx = {if tag = tagx then "Write Hit" else "Write Miss"} and
     stringy = {if tag = tagy then "Write Hit" else "Write Miss"} and
795
    stringz = {if tag = tagz then "Write Hit" else "Write Miss"} and
796
797
     if tag = tagx then { /* write hit cache x */
     /*stringx = "Write hit" and */
798
799
     if csx = modified then {
     /*stringy = " " and*/
800
     /*stringz = " " and*/
801
802
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
803
804
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
    memory_unchanged(MainMemory) and
805
    update_msi(y, indexc, L2CacheState, csy) and
806
    update_msi(z,indexc,L2CacheState,csz) and
807
    update_msi(x, indexc, L2CacheState, modified)
808
     } else if csx = invalid then {
809
    write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
810
811
    update_msi(x,indexc,L2CacheState,modified) and
    if csy = modified and tagy \neq tag then {
812
     /*stringy = "Write miss" and*/
813
    /*stringz = " " and*/
814
```

```
815
     datay = L2CacheMemory[y][indexc] and
816
     tmpwb = 8*tagy+indexc and
     format ("State %d: Processor %t, write-back cache [%t] with tag %t and
817
     data %t to memory[%t] \n", j, y, indexc, tagy, datay, tmpwb) and
818
     write_to_memory(MainMemory,y, tmpwb, datay,Tick)
819
     } else {
820
     stringy = " " and
821
822
     if csz = modified and tagz \neq tag then {
     /*stringz = "Write miss" and*/
823
824
     dataz = L2CacheMemory[z][indexc] and
     tmpwb = 8*tagz+indexc and
825
     format ("State %d: Processor %t, write-back cache [%t] with tag %t and
826
827
     data %t to memory[%t] n, j, z, indexc, tagz, dataz, tmpwb) and
    write_to_memory(MainMemory,z, tmpwb, dataz,Tick)
828
829
     } else {
     /*stringz = " " and*/
830
    memory_unchanged (MainMemory)
831
832
     ł
833
     } and
     update_msi(y, indexc, L2CacheState, invalid) and
834
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
835
836
     update_msi(z,indexc,L2CacheState,invalid) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z)
837
838
     } else {
     /*stringy = " " and*/
839
     /*stringz = " " and*/
840
     write_to_cache (L2CacheMemory, L2CacheTag, Vbit, x, indexc, DATA, tag, j) and
841
    update_msi(x, indexc, L2CacheState, modified) and
842
843
     memory_unchanged (MainMemory) and
     update_msi(y, indexc, L2CacheState, invalid) and
844
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
845
     update_msi(z,indexc,L2CacheState,invalid) and
846
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z)
847
848
     ł
     } else { /* write miss cache x */
849
850
     /*stringx = "write miss" and*/
    if csx = modified then {
851
     /*stringy = " " and*/
852
    /*stringz = " " and*/
853
```

```
854
     datax = L2CacheMemory[x][indexc] and
855
     tmpwb = 8*tagx+indexc and
     format ("State %d: Processor %t, write-back cache [%t] with tag %t and
856
     data %t to memory[%t] \n", j, x, indexc, tagx, datax, tmpwb) and
857
     write_to_memory(MainMemory, x, tmpwb, datax, Tick) and
858
     write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
859
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
860
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z) and
861
     update_msi(y, indexc, L2CacheState, csy) and
862
     update_msi(z,indexc,L2CacheState,csz) and
863
     update_msi(x, indexc, L2CacheState, modified)
864
     } else if csx = invalid then {
865
866
     write_to_cache(L2CacheMemory,L2CacheTag,Vbit,x,indexc,DATA,tag,j) and
     update_msi(x, indexc, L2CacheState, modified) and
867
     if csy = modified and tagy \neq tag then {
868
     /*stringy = "Write miss" and*/
869
     /*stringz = " " and*/
870
     datay = L2CacheMemory[y][indexc] and
871
872
     tmpwb = 8*tagy+indexc and
     format("State %d: Processor %t, write-back cache[%t] with tag %t and
873
     data %t to memory[%t] \n", j, y, indexc, tagy, datay, tmpwb) and
874
875
     write_to_memory(MainMemory,y, tmpwb, datay,Tick)
876
877
     } else {
     /*stringy = " " and*/
878
     if csz = modified and tagz \neq tag then {
879
     /*stringz = "Write miss" and*/
880
     dataz = L2CacheMemory[z][indexc] and
881
882
     tmpwb = 8*tagz+indexc and
     format("State %d: Processor %t, write-back cache[%t] with tag %t and
883
     data %t to memory[%t] \n", j, z, indexc, tagz, dataz, tmpwb) and
884
    write_to_memory(MainMemory,z, tmpwb, dataz,Tick)
885
886
887
     } else {
    /*stringz = " " and*/
888
889
    memory_unchanged (MainMemory)
890
     1
891
     } and
    update_msi(y, indexc, L2CacheState, invalid) and
892
```

```
893
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
894
     update_msi(z, indexc, L2CacheState, invalid) and
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z)
895
     } else {
896
     /*stringy = " " and*/
897
     /*stringz = " " and*/
898
899
     write_to_cache (L2CacheMemory, L2CacheTag, Vbit, x, indexc, DATA, tag, j) and
     update_msi(x, indexc, L2CacheState, modified) and
900
     memory_unchanged (MainMemory) and
901
     update_msi(y, indexc, L2CacheState, invalid) and
902
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,y) and
903
     update_msi(z, indexc, L2CacheState, invalid) and
904
905
     cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,z)
     ł
906
907
     }
     ł
908
909
     and
910
     if RW = 0 then {
     format ("State %d: Global is receiving from Processor %d: a read request for Address: %d with
911
    Data %d, Global State: %d\n",j,x,ADDR,DATA,Tick)
912
     } else {
913
914
     format ("State %d: Global is receiving from Processor %d: a write request for Address: %d with
    Data: %d, Global State: %d\n", j, x, ADDR, DATA, Tick)
915
916
     }
917
     and cmx = L2CacheMemory[x][indexc]
918
919
     and cmy = L2CacheMemory[y][indexc]
     and cmz = L2CacheMemory[z][indexc]
920
921
     and ncmx = next(L2CacheMemory[x][indexc])
     and ncmy = next(L2CacheMemory[y][indexc])
922
     and ncmz = next(L2CacheMemory[z][indexc])
923
924
     and mm = MainMemory[indexm]
     and nmm = next (MainMemory[indexm])
925
     and header_out() and
926
927
928
    format ("| %2d(%1d) | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | %10s | %3t | %10s[%1d] |
        Memory[%7s] --->%4t |\n",x,x,RW,ADDR,msb_7bits_addr(ADDR),index_field_cache_8(indexc),
929
   vbitx,dbitx,tagx,stringx,cmx,cs_text(csx),x,msb_7bits_addr(indexm),mm) and
930
931
    format ("| %2d(%1d) | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | %10s | %3t | %10s[%1d] |
```

```
Memory [%7s] --->%4t |\n",x,y,RW,ADDR,msb 7bits addr (ADDR), index field cache 8(indexc),
932
    vbity, dbity, tagy, stringy, cmy, cs_text(csy), y, msb_7bits_addr(indexm), mm) and
933
    format ("| %2d(%1d) | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | %10s | %3t | %10s[%1d] |
934
   Memory[%7s] --->%4t |\n",x,z,RW,ADDR,msb_7bits_addr(ADDR),index_field_cache_8(indexc),
935
    vbitz,dbitz,tagz,stringz,cmz,cs_text(csz),
936
    z,msb 7bits addr(indexm),mm) and
937
938
    format ("| %2d(%1d) | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | | %3t | %10s[%1d] |
939
   Memory[%7s] ---> %4t |\n",x,x,RW,ADDR,msb_7bits_addr(ADDR),index_field_cache_8(indexc),
940
   nvbitx,ndbitx,ntagx,ncmx,cs_text(ncsx),x,msb_7bits_addr(indexm),nmm) and
941
    format ("| %2d(%1d) | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | | %3t | %10s[%1d] |
942
   Memory[%7s] ---> %4t |\n",x,y,RW,ADDR,msb_7bits_addr(ADDR),index_field_cache_8(indexc),
943
    nvbity, ndbity, ntagy, ncmy, cs_text (ncsy), y, msb_7bits_addr (indexm), nmm) and
944
    format ("| %2d(%1d) | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | | %3t | %10s[%1d] |
945
946
   Memory[%7s] ---> %4t |\n",x,z,RW,ADDR,msb_7bits_addr(ADDR),index_field_cache_8(indexc),
   nvbitz, ndbitz, ntagz, ncmz, cs text (ncsz), z, msb 7bits addr (indexm), nmm) and
947
948
949
   tcl("HM", [x, y, z, stringx, stringy, stringz, indexc, j, nvbitx, ndbitx, ndbity, ndbitz,
950
   DATA, Tick, nmm, ADDR, ADDR mod 16])
    and Sx = "["+str(x)+", "+str(RW)+", "+str(ADDR)+", "+
951
    "\""+msb_7bits_addr(ADDR)+"\""+","+"\""+
952
953
    index_field_cache_8(indexc)+"\""+","+str(vbitx)+","+str(nvbitx)+","+str(dbitx)+
    ", "+str(ndbitx)+", "+str(tag)+", "+str(tagx)+", "+str(ntagx)+
954
955
    ","+"\""+stringx+"\""+","+str(cmx)+","+str(ncmx)+","+"\""+
   cs_text (csx) +"\""+", "+"\""+cs_text (ncsx) +"\""+", "+"\""+
956
    msb_7bits_addr(indexm)+"\""+","+str(mm)+","+str(nmm)+"]" and /*output(Sx) and*/
957
958
    Sy = "["+str(y)+", "+str(RW)+", "+str(ADDR)+", "+
959
    "\""+msb_7bits_addr(ADDR)+"\""+","+"\""+
960
   index_field_cache_8(indexc)+"\""+","+str(vbity)+","+str(nvbity)+","+str(dbity)+
961
    ", "+str(ndbity)+", "+str(tag)+", "+str(tagy)+", "+str(ntagy)+
962
    ","+"\""+stringy+"\""+","+str(cmy)+","+str(ncmy)+","+"\""+
963
    cs_text (csy) +"\""+", "+"\""+cs_text (ncsy) +"\""+", "+"\""+
964
    msb_7bits_addr(indexm)+"\""+","+str(mm)+","+str(nmm)+"]" and /*output(Sy) and*/
965
966
    Sz = "["+str(z)+", "+str(RW)+", "+str(ADDR)+", "+
967
    "\""+msb 7bits addr(ADDR)+"\""+","+"\""+
968
    index_field_cache_8(indexc)+"\""+","+str(vbitz)+","+str(nvbitz)+","+str(dbitz)+
969
   ", "+str(ndbitz)+", "+str(tag)+", "+str(tagz)+", "+str(ntagz)+
970
```

```
","+"\""+stringz+"\""+","+str(cmz)+","+str(ncmz)+","+"\""+
971
   cs_text (csz) +" \""+", "+" \""+cs_text (ncsz) +" \""+", "+" \""+
972
    msb_7bits_addr(indexm)+"\""+","+str(mm)+","+str(nmm)+"]" and /*output(Sz) and*/
973
974
975
     prog_send2(x, Sx+".") and prog_send2(y, Sy+".") and prog_send2(z, Sz+".") and
     footer_out(ncsx) and if j<9 then {next(always break)} else skip and</pre>
976
977
978
     header_property(ncsx) and
     Invalid_State(cmx,ncmx,cmy,ncmy,cmz,ncmz,mm,nmm,x,y,z,ncsx,ncsy,ncsz) and
979
     Shared_State(cmx,ncmx,cmy,ncmy,cmz,ncmz,mm,nmm,x,y,z,ncsx,ncsy,ncsz) and
980
     Consistency_Property(ncmx,ncmy,ncmz,nmm,x,y,z,ncsx,ncsy,ncsz) and
981
     MSI_Protocol(ncsx,ncsy,ncsz,x,y,z) and
982
983
     Global_State_Consistency(x,y,z,j,Tick,ncsx,ncsy,ncsz) and
     Check Read Write Miss_Hit (RW, x, y, z, ADDR, tag, tagx, tagy, tagz, csx, csy, csz, stringx, stringy, stringz, ncsx)
984
985
     }
986
987
    }.
988
    define Global_State_Consistency(x,y,z,j,Tick,ncsx,ncsy,ncsz) ={
989
     skip and
     if ncsx=shared or ncsx=modified or ncsx=invalid then {
990
     if j=Tick then {
991
992
     /*PID=strint(aval1(T,0)) and
     RW = strint(aval1(T,1)) and
993
994
     addr=strint(aval1(T,2)) and
     datato = strint(aval1(T,3)) and
995
     Tick=strint(aval1(T,4)) and */
996
997
     footer_property_1(ncsx) and
     format("| Global State Check | Global = %2d | Pass |\n",j) and
998
999
     format("| Local State Check | Active[%d] = %2d | Pass |\n",x,Tick) and
     format("| Local State Check | Idle[%d] = %2d | Pass |\n",y,Tick) and
1000
     format("| Local State Check | Idle[%d] = %2d | Pass |\n",z,Tick)
1001
1002
     } else {
     footer_property_1(ncsx) and
1003
1004
     format("| Global State Check | Global = %2d | Fail |\n",j) and
     format("| Local State Check | Active[%d] = %2d | Fail |\n",x,Tick) and
1005
1006
     format("| Local State Check | Idle[%d] = %2d | Fail |\n",y,Tick) and
     format("| Local State Check | Idle[%d] = %2d | Fail |\n",z,Tick)
1007
1008
     }
1009
   }
```

```
1010
   }.
1011
    define Invalid_State(cmx,ncmx,cmy,ncmy,cmz,ncmz,mm,nmm,x,y,z,ncsx,ncsy,ncsz) = {
     skip and
1012
     if ncsx=invalid then {
1013
     if ncmx = -8 or (ncmx = nmm and ncsx \neq shared and (ncmx \neq ncmy or ncmx \neq ncmz)) then {
1014
     format("| Invalid State Check | %10s[%1d] | Pass |\n",cs_text(ncsx),x)
1015
1016
     } else {
     format("| Invalid State Check | %10s[%1d] | Fail |\n",cs_text(ncsx),x)
1017
1018
     }
1019
     } else {
     format("| Invalid State Check | %10s[%1d] | NA |\n",cs_text(ncsx),x)
1020
     } and
1021
     if ncsy=invalid then {
1022
     if ncmy = -8 or (ncmy = nmm and ncsy \neq shared and (ncmy \neq ncmx or ncmy \neq ncmz)) then {
1023
     format("| Invalid State Check | %10s[%1d] | Pass |\n", cs_text(ncsy), y)
1024
     } else {
1025
     format("| Invalid State Check | %10s[%1d] | Fail |\n", cs_text(ncsy), y)
1026
1027
     }
1028
     } else {
     format("| Invalid State Check | %10s[%1d] | NA |\n", cs_text(ncsy),y)
1029
1030
     } and
1031
     if ncsz=invalid then {
     if ncmz = -8 or (ncmz = nmm and ncsz \neq shared and (ncmz \neq ncmy or ncmz \neq ncmx)) then {
1032
1033
     format("| Invalid State Check | %10s[%1d] | Pass |\n",cs_text(ncsz),z)
     } else {
1034
     format("| Invalid State Check | %10s[%1d] | Fail |\n", cs_text(ncsz), z)
1035
1036
     ł
     } else {
1037
     format("| Invalid State Check | %10s[%1d] | NA |\n", cs_text(ncsz),z)
1038
     }
1039
1040
    }.
1041
1042
    define Shared_State(cmx,ncmx,cmy,ncmy,cmz,ncmz,mm,nmm,x,y,z,ncsx,ncsy,ncsz) = {
1043
     skip and
1044
1045
     if ncsx=shared then {
     if ncmx = nmm or ncmx = ncmy and ncmx = ncmz and ncmx \neq -8 then {
1046
     format("| Shared State Check | %10s[%1d] | Pass |\n",cs_text(ncsx),x)
1047
     } else {
1048
```

```
format("| Shared State Check | %10s[%1d] | Fail |\n",cs_text(ncsx),x)
1049
1050
     ł
1051
     } else {
     format("| Shared State Check | %10s[%1d] | NA |\n", cs_text(ncsx),x)
1052
1053
     } and
     if ncsy=shared then {
1054
     if ncmy = nmm or ncmy = ncmx and ncmy = ncmz and ncmy \neq -8 then {
1055
     format("| Shared State Check | %10s[%1d] | Pass |\n",cs_text(ncsy),y)
1056
     } else {
1057
     format("| Shared State Check | %10s[%1d] | Fail |\n",cs_text(ncsy),y)
1058
     ł
1059
     } else {
1060
     format("| Shared State Check | %10s[%1d] | NA |\n", cs_text(ncsy),y)
1061
     } and
1062
     if ncsz=shared then {
1063
     if ncmz = nmm or ncmz = ncmx and ncmz = ncmy and ncmz \neq -8 then {
1064
     format("| Shared State Check | %10s[%1d] | Pass |\n",cs_text(ncsz),z)
1065
     } else {
1066
1067
     format("| Shared State Check | %10s[%1d] | Fail |\n",cs_text(ncsz),z)
1068
     ł
     } else {
1069
     format("| Shared State Check | %10s[%1d] | NA |\n", cs_text(ncsz),z)
1070
1071
     }
1072
    }.
1073
1074
    define Consistency_Property(ncmx, ncmy, ncmz, nmm, x, y, z, ncsx, ncsy, ncsz) = {
1075
     skip and
     /* If the cache consistent with the main memory */
1076
1077
     if ncsx=shared then {
     if ncmx = nmm then {
1078
     format("| Consistency Property Check | %10s[%1d] | Pass |\n",cs_text(ncsx),x)
1079
1080
     } else {
     format("| Consistency Property Check | %10s[%1d] | Fail |\n",cs_text(ncsx),x)
1081
1082
     ł
     } else {
1083
1084
     format("| Consistency Property Check | %10s[%1d] | NA |\n",cs_text(ncsx),x)
1085
     ł
1086
     and
     if ncsy= shared then {
1087
```

```
1088
    if ncmy = nmm then {
    format("| Consistency Property Check | %10s[%1d] | Pass |\n", cs_text(ncsy), y)
1089
1090
    } else {
    format("| Consistency Property Check | %10s[%1d] | Fail |\n", cs_text(ncsy), y)
1091
1092
    ł
    } else {
1093
    format("| Consistency Property Check | %10s[%1d] | NA |\n",cs_text(ncsy),y)
1094
1095
    }
    and
1096
1097
    if ncsz=shared then {
    if ncmz = nmm then {
1098
    format("| Consistency Property Check | %10s[%1d] | Pass |\n", cs_text(ncsz), z)
1099
1100
    } else {
    format("| Consistency Property Check | %10s[%1d] | Fail |\n", cs_text(ncsz), z)
1101
1102
    ł
    } else {
1103
    format("| Consistency Property Check | %10s[%1d] | NA |\n", cs_text(ncsz),z)
1104
1105
    }
1106
   1.
1107
1108 define header_property(ncsx) = {
1109
    if ncsx = shared or ncsx = modified or ncsx = invalid then {
    format ("------\n") and
1110
1111
    format("| Property | PID | Result |\n") and
    format ("------\n")
1112
1113
    }
1114 }.
1115
1116 define footer_property_1(ncsx) = {
1117
    if ncsx = shared or ncsx = modified or ncsx = invalid then {
    format ("------\n")
1118
1119
    }
1120 }.
1121
1122 define footer_property() = {
1123
    format ("------\n")
1124 }.
1125
1126 define MSI_Protocol(ncsx,ncsy,ncsz,x,y,z) = {
```

```
skip and
1127
     /* Allowed MSI States */
1128
     if (ncsx = invalid and ncsy = invalid and ncsz = invalid) or
1129
     (ncsx = invalid and ncsy = invalid and ncsz = modified) or
1130
1131
     (ncsx = invalid and ncsy = invalid and ncsz = shared) or
     (ncsx = invalid and ncsy = modified and ncsz = invalid) or
1132
     (ncsx = invalid and ncsy = shared and ncsz = invalid) or
1133
     (ncsx = invalid and ncsy = shared and ncsz = shared) or
1134
      (ncsx = modified and ncsy = invalid and ncsz = invalid) or
1135
     (ncsx = shared and ncsy = invalid and ncsz = invalid) or
1136
     (ncsx = shared and ncsy = invalid and ncsz = shared) or
1137
     (ncsx = shared and ncsy = shared and ncsz = invalid) or
1138
     (ncsx = shared and ncsy = shared and ncsz = shared) then {
1139
     footer_property() and
1140
     format("| | %10s[%1d] | |\n", cs_text(ncsx), x) and
1141
     format("| MSI Protocol Check | %10s[%1d] | Pass |\n",cs_text(ncsy),y) and
1142
     format("| | %10s[%1d] | |\n",cs_text(ncsz),z) /*and
1143
1144
     footer_property()*/
1145
     } else {
     footer_property() and
1146
     format("| | %10s[%1d] | |\n", cs_text(ncsx), x) and
1147
     format("| MSI Protocol Check | %10s[%1d] | Fail |\n",cs_text(ncsy),y) and
1148
     format("| | %10s[%1d] | |\n",cs_text(ncsz),z) /*and
1149
1150
     footer_property() */
1151
     }
1152 }.
1153
    define Check_Read_Write_Miss_Hit(RW, x, y, z, ADDR, tag, tagx, tagy, tagz,
    csx,csy,csz,stringx,stringy,stringz,ncsx) =
1154
1155
    { exists Estring00,Estring01,Estring10,Estring11 : {
     skip and
1156
     Estring00="Read Miss" and Estring01="Read Hit" and
1157
     Estring10="Write Miss" and Estring11="Write Hit" and
1158
     if ncsx=shared or ncsx=modified or ncsx=invalid then {
1159
     if RW=0 then { /* RW=0 Read Check */
1160
1161
1162
     if tag \neq tagx and (csx \neq shared or csx \neq modified) and
     tag \neq tagy and (csy \neq shared or csy \neq modified) and
1163
     tag \neq tagz and (csz \neq shared or csz \neq modified) then {
1164
     if stringx=Estring00 and stringy=Estring00 and stringz=Estring00 then {
1165
```

```
1166
     footer_property() and
     format("| | %12t[%d] | |\n", stringx, x) and
1167
     format("| Read Miss Check | %12t[%d] | Pass |\n",stringy,y) and
1168
     format("| | %12t[%d] | |\n", stringz, z) and
1169
1170
     footer_property()
     } else {
1171
     footer_property() and
1172
     format("| | %12t[%d] | |\n", stringx, x) and
1173
     format("| Read Miss Check | %12t[%d] | Fail |\n",stringy,y) and
1174
     format("| | %12t[%d] | |\n", stringz, z) and
1175
     footer_property()
1176
1177
     ł
1178
     } else {
1179
     if stringx=Estring01 or stringy=Estring01 or stringz=Estring01 then {
     footer_property() and
1180
     format("| | %12t[%d] | |\n", stringx, x) and
1181
     format("| Read Hit Check | %12t[%d] | Pass |\n",stringy,y) and
1182
     format("| | %12t[%d] | |\n", stringz, z) and
1183
1184
     footer_property()
     } else {
1185
     footer_property() and
1186
     format("| | %12t[%d] | |\n", stringx, x) and
1187
     format("| Read Hit Check | %12t[%d] | Fail |\n", stringy, y) and
1188
1189
     format("| | %12t[%d] | |\n", stringz, z) and
     footer_property()
1190
1191
     }
1192
     }
     } else { /* RW=1 Write Check */
1193
1194
     if tag \neq tagx and tag \neq tagy and tag \neq tagz then {
     if stringx=Estring10 and stringy=Estring10 and stringz=Estring10 then {
1195
     footer_property() and
1196
     format("| | %12t[%d] | |\n", stringx, x) and
1197
     format("| Write Miss Check | %12t[%d] | Pass |\n", stringy, y) and
1198
     format("| | %12t[%d] | |\n", stringz, y) and
1199
1200
     footer_property()
1201
     } else {
     footer_property() and
1202
     format("| | %12t[%d] | |\n", stringx, x) and
1203
     format("| Write Miss Check | %12t[%d] | Fail |\n",stringy,y) and
1204
```

```
format("| | %12t[%d] | |\n", stringz, z) and
1205
     footer_property()
1206
1207
     }
     } else {
1208
     if stringx=Estring11 or stringy=Estring11 or stringz=Estring11 then {
1209
     footer_property() and
1210
     format("| | %12t[%d] | |\n", stringx, x) and
1211
     format("| Write Hit Check | %12t[%d] | Pass |\n", stringy, y) and
1212
     format("| | %12t[%d] | |\n", stringz, z) and
1213
1214
     footer_property()
     } else {
1215
     footer_property() and
1216
     format("| | %12t[%d] | |\n", stringx, x) and
1217
     format("| Write Hit Check | %12t[%d] | Fail |\n",stringy,y) and
1218
     format("| | %12t[%d] | |\n", stringz, z) and
1219
     footer_property()
1220
1221
     ł
1222
     }
1223
     ł
1224
    }
     }
1225
1226
   }.
1227
1228
    define write_to_cache(L2CacheMemory,L2CacheTag,Vbit,X,M,V,tag,j) = {
     skip and
1229
     format ("State %d: Processor %t writing to Cache [%t] value %t and tag %t/n", j,X,M,V,tag) and
1230
     (forall i<nprocessors :</pre>
1231
     (forall j<ncachelocations:
1232
     if i=X and j=M then {
1233
     if Vbit[i][j] = 1 then {stable(Vbit[i][j])}
1234
     else {Vbit[i][j] := 1} and
1235
     L2CacheTag[i][j] := tag and
1236
     L2CacheMemory[i][j]:=V
1237
1238
     } else {
     stable(Vbit[i][j]) and
1239
1240
     stable(L2CacheTag[i][j]) and
     stable(L2CacheMemory[i][j])
1241
1242
     }
     )
1243
```

```
1244
   )
1245
   }.
1246
   define write_to_memory(MainMemory,X,M,V,Tick) = {
1247
    skip and tcl("MM", [V,msb(M),M,M mod 8,Tick]) and
1248
    format("State %d: Processor %t writing to global memory[%t] value t n, Tick, X, M, V) and
1249
    (forall j<nmemorylocations: {</pre>
1250
    if j=M then {MainMemory[j]:=V}
1251
    else { stable(MainMemory[j]) }
1252
1253
    }
    )
1254
1255
    }.
1256
1257
   define memory_unchanged(MainMemory) = {
    skip and
1258
    (forall j<nmemorylocations: {</pre>
1259
    stable (MainMemory[j])
1260
1261
    }
1262
    )
1263
   }.
1264
   define cache_unchanged(L2CacheMemory,L2CacheTag,Vbit,x) = {
1265
    skip and
1266
1267
    (forall j<ncachelocations: {</pre>
    stable(Vbit[x][j]) and
1268
    stable(L2CacheTag[x][j]) and
1269
    stable(L2CacheMemory[x][j])
1270
1271
    1
1272
    )
1273
   1.
1274
   define header_out() = {
1275
1276
    format ("-----
1277
                         -----\n") and
1278
1279
    format ("| Pid | Operation | Addr | Binary Addr | Cache [Index] | Valid Bit | Dirty Bit | ...
        Tag | Hit-Miss |
     Data | Coherence State | Memory[..Addr..] ---> Data |\n") and
1280
    format ("-----
                                                           _____
1281
```

```
1282
        -----\n")
1283
   }.
1284
   define footer_out(ncsx) = {
1285
     if ncsx=shared or ncsx=modified or ncsx=invalid then {
1286
     format ("-----
1287
     -----\n")
1288
1289
    }
   }.
1290
1291
   define get_var3(MainMemory,L2CacheMemory,L2CacheTag,L2CacheState,Vbit,Dbit,j) = {
1292
     exists T,PID,addr,tag,index8,B,v,z,Tick,RW,datato,datafrom : {
1293
1294
     get2(T) and
1295
    PID=strint(aval1(T,0)) and
1296
    RW = strint(aval1(T,1)) and
1297
     addr=strint(aval1(T,2)) and
1298
     datato = strint(aval1(T,3)) and
1299
1300
     Tick=strint(aval1(T,4)) and
     format("\n\n") and
1301
     if RW = 0 then {
1302
1303
     cpu_request (MainMemory, L2CacheMemory, L2CacheTag, L2CacheState, Vbit, Dbit, PID, RW, addr, datafrom, j, Tick)
1304
1305
     } else {
     cpu_request (MainMemory, L2CacheMemory, L2CacheTag, L2CacheState, Vbit, Dbit, PID, RW, addr, datato, j, Tick)
1306
     } and
1307
1308
    tcl("tmr", [Tick]) and
1309
1310
    tcl("CPUREQ", [PID, Tick, msb(addr), RW, datato, j]) and
     forall i<32 :{tcl("ABCD",[i,msb32_2(i,addr)])} and</pre>
1311
1312
1313
     if PID=0 then {
1314
1315
    tcl("CM",[0,Tick,datato,tag_field_cache(addr),index_field_cache_8(addr mod 8),
     addr mod 8,msb_14_index(addr mod 16),addr mod 16,RW])
1316
1317
     } else if PID=1 then {
    tcl("CM", [1,Tick,datato,tag_field_cache(addr),index_field_cache_8(addr mod 8),
1318
     addr mod 8,msb_14_index(addr mod 16),addr mod 16,RW])
1319
     } else if PID=2 then {
1320
```

```
1321
     tcl("CM", [2, Tick, datato, tag_field_cache(addr), index_field_cache_8(addr mod 8),
     addr mod 8,msb_14_index(addr mod 16),addr mod 16,RW])
1322
1323
     }
1324
1325
     }
   }.
1326
1327
1328
    set print_states=false.
    /* run */ define L2_Cache_P0_P1_v0() = {
1329
     exists PID, B, addr, tag, index8, j, i, MainMemory, CacheMemory, L2CacheTag,
1330
     L2CacheMemory, Core, Tag, Index, Timer, L2CacheState, Vbit, Dbit, Select : {
1331
     list (MainMemory, nmemorylocations) and stable (struct (MainMemory)) and
1332
1333
     list(CacheMemory, ncachelocations) and stable(struct(CacheMemory)) and
     list (Core, nprocessors) and stable (struct (Core)) and
1334
1335
     list(L2CacheMemory, nprocessors) and stable(struct(L2CacheMemory)) and
     list(L2CacheTag, nprocessors) and stable(struct(L2CacheTag)) and
1336
     list (L2CacheState, nprocessors) and stable (struct (L2CacheState)) and
1337
     list(Vbit, nprocessors) and stable(struct(Vbit)) and
1338
1339
     list(Dbit, nprocessors) and stable(struct(Dbit)) and
     (forall i<nprocessors: (</pre>
1340
     list (L2CacheMemory[i], ncachelocations) and stable (struct (L2CacheMemory[i])) and
1341
1342
     list(L2CacheTag[i], ncachelocations) and stable(struct(L2CacheTag[i])) and
     list(L2CacheState[i], ncachelocations) and stable(struct(L2CacheState[i])) and
1343
1344
     list(Vbit[i], ncachelocations) and stable(struct(Vbit[i])) and
     list(Dbit[i], ncachelocations) and stable(struct(Dbit[i]))
1345
     )
1346
1347
     ) and
     list(Tag, nlocations) and stable(struct(Tag)) and
1348
1349
     list(Index, nlocations) and stable(struct(Index)) and
1350
1351
     {{prog_send1(0, "load 'Processor_0_5'.") and
1352
     prog_send1(1, "load 'Processor_1_5'.") and
1353
     prog_send1(2, "load 'Processor_2_5'.") }; skip;
1354
1355
1356
     {prog_send1(0,"run L2_Processor_0().") and
     prog_send1(1, "run L2_Processor_1().") and
1357
     prog_send1(2, "run L2_Processor_2().") }; skip;
1358
1359
```

```
{ tcl("init", [2,8]) and always tclbreak() and
1360
      (forall j<nmemorylocations : MainMemory[j] = initial_value2) and</pre>
1361
      (forall j<ncachelocations : CacheMemory[j] = initial_value) and</pre>
1362
      (forall j<nprocessors : Core[j] = initial_value) and</pre>
1363
1364
      (forall i<nprocessors :</pre>
      (forall j<ncachelocations : (</pre>
1365
     L2CacheMemory[i][j] = initial_value and
1366
     L2CacheTag[i][j] = -1 and
1367
     L2CacheState[i][j] = invalid and
1368
     Vbit[i][j] = 0 and
1369
     Dbit[i][j] = 0
1370
1371
     )
1372
     )
1373
     ) and
1374
      (forall j<nlocations : Tag[j] = initial_value) and</pre>
      (forall j<nlocations : Index[j] = initial_value) and</pre>
1375
1376
     Timer = 0 and
1377
1378
      (forall j<ncachelocations : tcl("INDEX",[j,index_field_cache_8(j)])) and</pre>
1379
1380
1381
      for j<10 do {</pre>
      (forall i<nmemorylocations : tcl("IM", [MainMemory[i], msb(i), i mod 16])) and
1382
1383
      {Select = Random mod 3 and
1384
     prog_send_ne1(0,"["+str(Select)+","+str(j)+"]"+".") and
1385
     prog_send_ne1(1,"["+str(Select)+","+str(j)+"]"+".") and
1386
     prog_send_ne1(2,"["+str(Select)+","+str(j)+"]"+".")
1387
1388
      };
1389
      {skip and get_var3(MainMemory,L2CacheMemory,L2CacheTag,L2CacheState,Vbit,Dbit,j)}
1390
      }
1391
     };
      {prog_send1(0,"exit.") and
1392
     prog_send1(1,"exit.") and
1393
     prog_send1(2,"exit.") }
1394
1395
     }
1396
    }
1397 }.
```

```
Listing B.2: Tempura Code for Processor 0
```

```
1 /* -*- Mode: C -*-
2
   * Processor_0_5.t
3
4
    * This file is part Tempura: Interval Temporal Logic interpreter.
5
6
    *
    * Copyright (C) 1998-2017 Nayef Alshammari, Antonio Cau
7
8
    *
9
    * Tempura is free software: you can redistribute it and/or modify
   * it under the terms of the GNU General Public License as published by
10
    * the Free Software Foundation, either version 3 of the License, or
11
   * (at your option) any later version.
12
13
    *
   * Tempura is distributed in the hope that it will be useful,
14
    * but WITHOUT ANY WARRANTY; without even the implied warranty of
15
    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16
    * GNU General Public License for more details.
17
18
    *
   * You should have received a copy of the GNU General Public License
19
    * along with Tempura. If not, see <http://www.gnu.org/licenses/>.
20
21
    *
22
   */
23
24
25 load "../library/conversion".
26 load "../library/tcl".
27 load "../library/exprog".
28
29 define avar1(X,a) =
30 {
31 X[a]
32 }.
33
34 define aval1(X,b) =
35 {
36 X[b]
37 }.
```

```
38
39 define atime1(X,c) =
40 {
   strint(X[c])
41
42 }.
43
44
  define atime_micro1(X,d) =
45 {
   strint(X[d])
46
47 }.
48
  define get_var(PID,RW,DADDR,BADDR,INDEXC,VBITX,DBITX,TAG,TAGX,NVBITX,
49
  NDBITX, NTAGX, STRINGX, CMX, NCMX, CSX, NCSX, INDEXM, MM, NMM, State) = {
50
51
52
   header_out() and
   format ("| %2d | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | %10s | %3t | %10s[%1d] | ...
53
        Memory[%7s] ---> %4t ...
        54
    format ("| %2d | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | %10s | %3t | %10s[%1d] | ...
        Memory[%7s] ---> %4t ...
        |\n", PID, RW, DADDR, BADDR, INDEXC, NVBITX, NDBITX, NTAGX, STRINGX, NCMX, NCSX, PID, INDEXM, NMM) and
55
    footer_out() and
56
57
   header_property() and
   Consistency_Property(PID,NCMX,NCSX,NMM) and
58
   Invalid_State(PID, NCMX, NCSX, NMM) and
59
   Shared_State(PID,NCMX,NCSX,NMM) and
60
    /*Local_State_Consistency(PID, State) and*/
61
   Check_Read_Write_Miss_Hit(RW,PID,TAG,TAGX,CSX,STRINGX) and
62
   footer_property()
63
64
  }.
65
  define Local_State_Consistency(PID, State) ={
66
67
   if State = 0 then {
68
69
   format("| Local State Check | Active[%d] = %2d | Pass |\n",PID,State)
70
71
   } else{
   if prev(State) = State-1 then {
72
```

73

```
format("| Local State Check | Active[%d] = %2d | Pass |\n",PID,State)
74
75
    } else {
76
77
   format("| Local State Check | Active[%d] = %2d | Fail |\n",PID,State)
78
79
    }
80
    }
81 }.
82
83
84
85 define Consistency_Property(PID, NCMX, NCSX, NMM) = {
    /* If the cache consistent with the main memory */
86
   if NCSX="Shared" then {
87
   if NCMX = NMM then {
88
    format("| Consistency Property Check | %10s[%1d] | Pass |\n",NCSX,PID)
89
    } else {format("| Consistency Property Check | %10s[%1d] | Fail |\n",NCSX,PID)
90
91
    ł
92 } else {
   format ("| Consistency Property Check | %10s[%1d] | NA |\n", NCSX, PID)
93
94
    }
95
96
   }.
97
98 define Invalid_State(PID, NCMX, NCSX, NMM) = {
    if NCSX="Invalid" then {
99
    if NCMX = -8 or
100
   NCMX = NMM and NCSX \neq "Shared" then {
101
   format("| Invalid State Check | %10s[%1d] | Pass |\n",NCSX,PID)
102
    } else {format("| Invalid State Check | %10s[%1d] | Fail |\n",NCSX,PID)}
103
104
    } else {
    format("| Invalid State Check | %10s[%1d] | NA |\n", NCSX, PID)
105
106
    }
107 }.
108
109 define Shared_State(PID, NCMX, NCSX, NMM) = {
    if NCSX="Shared" then {
110
111 if NCMX = NMM or NCMX \neq -8 then {
```

```
format("| Shared State Check | %10s[%1d] | Pass |\n",NCSX,PID)
112
    } else {format("| Shared State Check | %10s[%1d] | Fail |\n",NCSX,PID)}
113
114
    } else {
    format("| Shared State Check | %10s[%1d] | NA |\n",NCSX,PID)
115
    }
116
117
118 }.
119
120 define Check_Read_Write_Miss_Hit(RW, PID, TAG, TAGX, CSX, STRINGX) = {
     exists Estring00,Estring01,Estring10,Estring11 : {
121
    Estring00="Read Miss" and Estring01="Read Hit" and
122
    Estring10="Write Miss" and Estring11="Write Hit" and
123
124
    if RW=0 then { /* RW=0 Read Check */
125
126
    if TAG \neq TAGX and (CSX \neq "Shared" or CSX \neq "Modified") then {
127
    if STRINGX=Estring00 then {
128
    format("| Read Miss Check | %10t[%d] | Pass |\n",STRINGX,PID)
129
130
     } else {
    format("| Read Miss Check | %10t[%d] | Fail |\n", STRINGX, PID)
131
132
    ł
133
    } else {
    if STRINGX=Estring01 then {
134
135
    format("| Read Hit Check | %10t[%d] | Pass |\n",STRINGX,PID)
    } else {
136
    format("| Read Hit Check | %10t[%d] | Fail |\n", STRINGX, PID)
137
138
    }
139
    }
140
    } else { /* RW=1 Write Check */
141
142
    if TAG \neq TAGX then {
143
    if STRINGX=Estring10 then {
144
    format("| Write Miss Check | %10t[%d] | Pass |\n",STRINGX,PID)
145
    } else {
146
147
    format("| Write Miss Check | %10t[%d] | Fail |\n",STRINGX,PID)
148
    }
149
    } else {
    if STRINGX=Estring11 then {
150
```

```
format("| Write Hit Check | %10t[%d] | Pass |\n",STRINGX,PID)
151
152
  } else {
  format("| Write Hit Check | %10t[%d] | Fail |\n",STRINGX,PID)
153
154
  ł
155
  ł
156
  ł
157
  }
158
 }.
159
160
  define header_out() = {
161
  format ("------
162
163
  and
  format (" | Pid | Operation | Addr | Binary Addr | Cache [Index] | Valid Bit | Dirty Bit |
164
   Tag | Hit-Miss | Data | Coherence State | Memory[..Addr..] ---> Data |\n") and
165
  format ("------
166
  -----\n")
167
168
  }.
169
 define footer_out() = {
170
171
  format ("-----
  172
173
 }.
174
 define header_property() = {
175
  format ("------\n") and
176
  format("| Property | PID | Result |\n") and
177
  format ("------\n")
178
179 }.
180
  define footer_property() = {
181
  format ("------\n")
182
183
  }.
184
185
  define assert(Pid, j, RW, addr, data, Tick) = {
  exists Operation : {
186
  if RW=0 then {Operation="Read" and
187
  format ("State %d: Processor %d is sending %6s request from Address: %d, and Data: %d, and ...
188
```
```
Global State: %d\n",Tick,Pid,Operation,addr,data,Tick)
     } else {Operation="Write" and
189
     format ("State %d: Processor %d is sending %6s request to Address: %d, and Data: %d, and ...
190
         Global State: %d\n",Tick,Pid,Operation,addr,data,Tick)
191
     } and
    format("!PROG: assert %d:%d:%d:%d:%d:%d:%d:%d:%d:%d; N", Pid, RW, addr, data, Tick)
192
193
    }
194
   }.
195
196
   set print_states=false.
   /* run */ define L2_Processor_0() = {
197
     exists j,Tick,PID,RW,DADDR,BADDR,INDEXC,VBITX,DBITX,TAG,TAGX,NVBITX,
198
    NDBITX, NTAGX, STRINGX, CMX, NCMX, CSX, NCSX, INDEXM, MM, NMM, Tock, State : {
199
200
201
     for j<10 do {</pre>
     {input Tick and skip and State=Tick[1] and
202
     if Tick[0]=0 then {
203
204
     assert(Tick[0], j, Random mod 2, Random mod 16, Random mod 30, Tick[1])
205
     } else
     format("State %d: Processor 0 is idle\n",Tick[1])
206
     };
207
208
     { empty and
209
210
     input Tock and output (Tock) and
    PID=Tock[0] and RW=Tock[1] and DADDR=Tock[2] and BADDR=Tock[3] and INDEXC=Tock[4] and
211
    VBITX=Tock[5] and
212
    NVBITX=Tock[6] and DBITX=Tock[7] and NDBITX=Tock[8] and TAG=Tock[9] and TAGX=Tock[10] and
213
    NTAGX=Tock[11] and
214
     STRINGX=Tock[12] and CMX=Tock[13] and NCMX=Tock[14] and CSX=Tock[15] and NCSX=Tock[16] and
215
     INDEXM=Tock[17] and
216
    MM=Tock[18] and NMM=Tock[19] and
217
218
     get_var(PID, RW, DADDR, BADDR, INDEXC, VBITX, DBITX, TAG, TAGX, NVBITX,
219
    NDBITX, NTAGX, STRINGX, CMX, NCMX, CSX, NCSX, INDEXM, MM, NMM, State)
220
221
222
    }
223
    }
224
    }
225 }.
```

```
Listing B.3: Tempura Code for Processor 1
```

```
1 /* -*- Mode: C -*-
2
   * Processor_1_5.t
3
4
    * This file is part Tempura: Interval Temporal Logic interpreter.
5
6
    *
    * Copyright (C) 1998-2017 Nayef Alshammari, Antonio Cau
7
8
    *
9
    * Tempura is free software: you can redistribute it and/or modify
   * it under the terms of the GNU General Public License as published by
10
    * the Free Software Foundation, either version 3 of the License, or
11
   * (at your option) any later version.
12
13
    *
   * Tempura is distributed in the hope that it will be useful,
14
    * but WITHOUT ANY WARRANTY; without even the implied warranty of
15
    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16
    * GNU General Public License for more details.
17
18
    *
   * You should have received a copy of the GNU General Public License
19
    * along with Tempura. If not, see <http://www.gnu.org/licenses/>.
20
21
    *
22
   */
23
24
25 load "../library/conversion".
26 load "../library/tcl".
27 load "../library/exprog".
28
29 define avar1(X,a) =
30 {
31 X[a]
32 }.
33
34 define aval1(X,b) =
35 {
36 X[b]
37 }.
```

```
38
39 define atime1(X,c) =
40 {
   strint(X[c])
41
42 }.
43
44
  define atime_micro1(X,d) =
45 {
   strint(X[d])
46
47 }.
48
  define get_var(PID,RW,DADDR,BADDR,INDEXC,VBITX,DBITX,TAG,TAGX,NVBITX,
49
  NDBITX, NTAGX, STRINGX, CMX, NCMX, CSX, NCSX, INDEXM, MM, NMM, State) = {
50
51
52
   header_out() and
   format ("| %2d | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | %10s | %3t | %10s[%1d] | ...
53
        Memory[%7s] ---> %4t ...
        54
    format("| %2d | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | %10s | %3t | %10s[%1d] | ...
        Memory[%7s] ---> %4t ...
        |\n", PID, RW, DADDR, BADDR, INDEXC, NVBITX, NDBITX, NTAGX, STRINGX, NCMX, NCSX, PID, INDEXM, NMM) and
55
    footer_out() and
56
57
   header_property() and
   Consistency_Property(PID,NCMX,NCSX,NMM) and
58
   Invalid_State(PID, NCMX, NCSX, NMM) and
59
   Shared_State(PID,NCMX,NCSX,NMM) and
60
    /*Local_State_Consistency(PID, State) and*/
61
   Check_Read_Write_Miss_Hit(RW,PID,TAG,TAGX,CSX,STRINGX) and
62
   footer_property()
63
64
  }.
65
  define Local_State_Consistency(PID, State) ={
66
67
   if State = 0 then {
68
69
   format("| Local State Check | Active[%d] = %2d | Pass |\n",PID,State)
70
71
   } else{
   if prev(State) = State-1 then {
72
```

73

```
format("| Local State Check | Active[%d] = %2d | Pass |\n",PID,State)
74
75
    } else {
76
77
    format("| Local State Check | Active[%d] = %2d | Fail |\n",PID,State)
78
79
    }
80
    }
81 }.
82
83 define Consistency_Property(PID, NCMX, NCSX, NMM) = {
    /* If the cache consistent with the main memory */
84
   if NCSX="Shared" then {
85
    if NCMX = NMM then {
86
   format ("| Consistency Property Check | %10s[%1d] | Pass |\n",NCSX,PID)
87
   } else {format("| Consistency Property Check | %10s[%1d] | Fail |\n",NCSX,PID)
88
89
    ł
90
    } else {
    format("| Consistency Property Check | %10s[%1d] | NA |\n",NCSX,PID)
91
92
    }
93
94 }.
95
96
   define Invalid_State(PID, NCMX, NCSX, NMM) = {
   if NCSX="Invalid" then {
97
   if NCMX = -8 or
98
   NCMX = NMM and NCSX \neq "Shared" then {
99
    format("| Invalid State Check | %10s[%1d] | Pass |\n", NCSX, PID)
100
    } else {format("| Invalid State Check | %10s[%1d] | Fail |\n",NCSX,PID)}
101
    } else {
102
    format("| Invalid State Check | %10s[%1d] | NA |\n",NCSX,PID)
103
104
    }
105 }.
106
107 define Shared_State(PID, NCMX, NCSX, NMM) = {
108
    if NCSX="Shared" then {
    if NCMX = NMM or NCMX \neq -8 then {
109
    format("| Shared State Check | %10s[%1d] | Pass |\n",NCSX,PID)
110
    } else {format("| Shared State Check | %10s[%1d] | Fail |\n",NCSX,PID)}
111
```

```
112
    } else {
    format("| Shared State Check | %10s[%1d] | NA |\n",NCSX,PID)
113
114
    }
115
116 }.
117
   define Check_Read_Write_Miss_Hit(RW,PID,TAG,TAGX,CSX,STRINGX) = {
118
     exists Estring00,Estring01,Estring10,Estring11 : {
119
    Estring00="Read Miss" and Estring01="Read Hit" and
120
    Estring10="Write Miss" and Estring11="Write Hit" and
121
122
    if RW=0 then { /* RW=0 Read Check */
123
124
    if TAG \neq TAGX and (CSX \neq "Shared" or CSX \neq "Modified") then {
125
    if STRINGX=Estring00 then {
126
    format("| Read Miss Check | %10t[%d] | Pass |\n",STRINGX,PID)
127
    } else {
128
    format("| Read Miss Check | %10t[%d] | Fail |\n",STRINGX,PID)
129
130
     ł
    } else {
131
    if STRINGX=Estring01 then {
132
    format("| Read Hit Check | %10t[%d] | Pass |\n", STRINGX, PID)
133
    } else {
134
135
     format("| Read Hit Check | %10t[%d] | Fail |\n", STRINGX, PID)
136
    }
137
    }
138
    } else { /* RW=1 Write Check */
139
140
    if TAG \neq TAGX then {
141
    if STRINGX=Estring10 then {
142
    format("| Write Miss Check | %10t[%d] | Pass |\n",STRINGX,PID)
143
     } else {
144
    format("| Write Miss Check | %10t[%d] | Fail |\n",STRINGX,PID)
145
    1
146
147
    } else {
    if STRINGX=Estring11 then {
148
     format("| Write Hit Check | %10t[%d] | Pass |\n",STRINGX,PID)
149
    } else {
150
```

```
format("| Write Hit Check | %10t[%d] | Fail |\n",STRINGX,PID)
151
152
  ł
153
  }
154
  ł
155
  }
156
 }.
157
158
  define header_out() = {
159
   format ("------
160
  -----\n")
161
     and
  format ("| Pid | Operation | Addr | Binary Addr | Cache [Index] | Valid Bit | Dirty Bit |
162
  Tag | Hit-Miss | Data | Coherence State | Memory[..Addr..] ---> Data |\n") and
163
   format ("------
164
   -----\n")
165
166
 }.
167
168
  define footer_out() = {
  format ("------
169
   ------\n")
170
171
 }.
172
173
  define header_property() = {
  format ("-----
                             -----\n") and
174
  format("| Property | PID | Result |n") and
175
  format ("------\n")
176
177 }.
178
179 define footer_property() = {
  format ("------\n")
180
181
 }.
182
  define assert(Pid, j, RW, addr, data, Tick) = {
183
  exists Operation : {
184
185
  if RW=0 then {Operation="Read" and
  format ("State %d: Processor %d is sending %6s request from Address: %d, and Data: %d, and ...
186
     Global State: %d\n", Tick, Pid, Operation, addr, data, Tick)
  } else {Operation="Write" and
187
```

```
188
    format ("State %d: Processor %d is sending %6s request to Address: %d, and Data: %d, and ...
         Global State: %d\n", Tick, Pid, Operation, addr, data, Tick)
189
     } and
    format("!PROG: assert %d:%d:%d:%d:%d:%d:%l, Pid, RW, addr, data, Tick)
190
191
     }
   }.
192
193
194
   set print_states=false.
    /* run */ define L2_Processor_1() = {
195
     exists j,Tick,PID,RW,DADDR,BADDR,INDEXC,VBITX,DBITX,TAG,TAGX,NVBITX,
196
    NDBITX, NTAGX, STRINGX, CMX, NCMX, CSX, NCSX, INDEXM, MM, NMM, Tock, State : {
197
198
199
    for j<10 do {</pre>
     {input Tick and skip and State=Tick[1] and
200
     if Tick[0]=1 then {
201
    assert(Tick[0], j, Random mod 2, Random mod 16, Random mod 30, Tick[1])
202
203
     } else
204
     format("State %d: Processor 1 is idle\n",Tick[1])
205
     };
206
     { empty and
207
208
     input Tock and output (Tock) and
    PID=Tock[0] and RW=Tock[1] and DADDR=Tock[2] and BADDR=Tock[3] and INDEXC=Tock[4] and
209
210
    VBITX=Tock[5] and
    NVBITX=Tock[6] and DBITX=Tock[7] and NDBITX=Tock[8] and TAG=Tock[9] and TAGX=Tock[10] and
211
    NTAGX=Tock[11] and
212
     STRINGX=Tock[12] and CMX=Tock[13] and NCMX=Tock[14] and CSX=Tock[15] and NCSX=Tock[16] and
213
     INDEXM=Tock[17] and
214
215
    MM=Tock[18] and NMM=Tock[19] and
216
     get_var(PID, RW, DADDR, BADDR, INDEXC, VBITX, DBITX, TAG, TAGX, NVBITX,
217
    NDBITX, NTAGX, STRINGX, CMX, NCMX, CSX, NCSX, INDEXM, MM, NMM, State)
218
219
220
    }
    }
221
222
    }
223 }.
```

```
Listing B.4: Tempura Code for Processor 2
```

```
1 /* -*- Mode: C -*-
2
   * Processor_2_5.t
3
4
    * This file is part Tempura: Interval Temporal Logic interpreter.
5
6
    *
    * Copyright (C) 1998-2017 Nayef Alshammari, Antonio Cau
7
8
    *
9
    * Tempura is free software: you can redistribute it and/or modify
   * it under the terms of the GNU General Public License as published by
10
    * the Free Software Foundation, either version 3 of the License, or
11
   * (at your option) any later version.
12
13
    *
   * Tempura is distributed in the hope that it will be useful,
14
    * but WITHOUT ANY WARRANTY; without even the implied warranty of
15
    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16
    * GNU General Public License for more details.
17
18
    *
   * You should have received a copy of the GNU General Public License
19
    * along with Tempura. If not, see <http://www.gnu.org/licenses/>.
20
21
    *
22
   */
23
24
25 load "../library/conversion".
26 load "../library/tcl".
27 load "../library/exprog".
28
29 define avar1(X,a) =
30 {
31 X[a]
32 }.
33
34 define aval1(X,b) =
35 {
36 X[b]
37 }.
```

```
38
39 define atime1(X,c) =
40 {
   strint(X[c])
41
42 }.
43
44
  define atime_micro1(X,d) =
45 {
   strint(X[d])
46
47 }.
48
  define get_var(PID,RW,DADDR,BADDR,INDEXC,VBITX,DBITX,TAG,TAGX,NVBITX,
49
  NDBITX, NTAGX, STRINGX, CMX, NCMX, CSX, NCSX, INDEXM, MM, NMM, State) = {
50
51
52
   header_out() and
   format ("| %2d | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | %10s | %3t | %10s[%1d] | ...
53
        Memory[%7s] ---> %4t ...
        54
    format("| %2d | %d | %4t| %7s | Cache[%3s] | %t | %t | %2t | %10s | %3t | %10s[%1d] | ...
        Memory[%7s] ---> %4t ...
        |\n", PID, RW, DADDR, BADDR, INDEXC, NVBITX, NDBITX, NTAGX, STRINGX, NCMX, NCSX, PID, INDEXM, NMM) and
55
    footer_out() and
56
57
   header_property() and
   Consistency_Property(PID,NCMX,NCSX,NMM) and
58
   Invalid_State(PID, NCMX, NCSX, NMM) and
59
   Shared_State(PID,NCMX,NCSX,NMM) and
60
    /*Local_State_Consistency(PID, State) and*/
61
   Check_Read_Write_Miss_Hit(RW,PID,TAG,TAGX,CSX,STRINGX) and
62
   footer_property()
63
64
  }.
65
  define Local_State_Consistency(PID, State) ={
66
67
   if State = 0 then {
68
69
   format("| Local State Check | Active[%d] = %2d | Pass |\n",PID,State)
70
71
    } else {
   if prev(State) = State-1 then {
72
```

73

```
format("| Local State Check | Active[%d] = %2d | Pass |\n",PID,State)
74
75
    } else {
76
77
   format("| Local State Check | Active[%d] = %2d | Fail |\n",PID,State)
78
79
    }
80
    }
81 }.
82
83
   define Consistency_Property(PID, NCMX, NCSX, NMM) = {
84
    /* If the cache consistent with the main memory */
85
    if NCSX="Shared" then {
86
   if NCMX = NMM then {
87
   format ("| Consistency Property Check | %10s[%1d] | Pass |\n", NCSX, PID)
88
    } else {format("| Consistency Property Check | %10s[%1d] | Fail |\n",NCSX,PID)
89
90
    }
91
    } else {
    format("| Consistency Property Check | %10s[%1d] | NA |\n",NCSX,PID)
92
93
    }
94
95 }.
96
97 define Invalid_State(PID,NCMX,NCSX,NMM) = {
    if NCSX="Invalid" then {
98
99
    if NCMX = -8 or
    NCMX = NMM and NCSX \neq "Shared" then {
100
    format("| Invalid State Check | %10s[%1d] | Pass |\n",NCSX,PID)
101
    } else {format("| Invalid State Check | %10s[%1d] | Fail |\n",NCSX,PID)}
102
103
    } else {
    format("| Invalid State Check | %10s[%1d] | NA |\n",NCSX,PID)
104
105
    ł
106
   }.
107
108 define Shared_State(PID, NCMX, NCSX, NMM) = {
    if NCSX="Shared" then {
109
    if NCMX = NMM or NCMX \neq -8 then {
110
    format("| Shared State Check | %10s[%1d] | Pass |\n",NCSX,PID)
111
```

```
} else {format("| Shared State Check | %10s[%1d] | Fail |\n",NCSX,PID)}
112
113
     } else {
    format("| Shared State Check | %10s[%1d] | NA |\n", NCSX, PID)
114
    }
115
116
117 }.
118
   define Check_Read_Write_Miss_Hit(RW,PID,TAG,TAGX,CSX,STRINGX) = {
119
     exists Estring00,Estring01,Estring10,Estring11 : {
120
    Estring00="Read Miss" and Estring01="Read Hit" and
121
    Estring10="Write Miss" and Estring11="Write Hit" and
122
123
124
    if RW=0 then { /* RW=0 Read Check */
125
    if TAG \neq TAGX and (CSX \neq "Shared" or CSX \neq "Modified") then {
126
    if STRINGX=Estring00 then {
127
     format("| Read Miss Check | %10t[%d] | Pass |\n",STRINGX,PID)
128
     } else {
129
130
     format("| Read Miss Check | %10t[%d] | Fail |\n",STRINGX,PID)
131
     }
    } else {
132
    if STRINGX=Estring01 then {
133
    format("| Read Hit Check | %10t[%d] | Pass |\n",STRINGX,PID)
134
135
     } else {
    format("| Read Hit Check | %10t[%d] | Fail |\n",STRINGX,PID)
136
137
    ł
138
    }
139
     } else { /* RW=1 Write Check */
140
141
    if TAG \neq TAGX then {
142
    if STRINGX=Estring10 then {
143
     format("| Write Miss Check | %10t[%d] | Pass |\n", STRINGX, PID)
144
145
     } else {
    format("| Write Miss Check | %10t[%d] | Fail |\n", STRINGX, PID)
146
147
    }
    } else {
148
     if STRINGX=Estring11 then {
149
    format("| Write Hit Check | %10t[%d] | Pass |\n",STRINGX,PID)
150
```

```
151
  } else {
  format("| Write Hit Check | %10t[%d] | Fail |\n",STRINGX,PID)
152
153
   }
154
  }
155
  }
156
  ł
157 }.
158
159
160
  define header_out() = {
  format ("------
161
   ------\n")
162
     and
  format("| Pid | Operation | Addr | Binary Addr | Cache[Index] | Valid Bit | Dirty Bit |
163
  Tag | Hit-Miss | Data | Coherence State | Memory[..Addr..] ---> Data |\n") and
164
  format ("------
165
                                                           ----\n")
166
167
  }.
168
169
 define footer_out() = {
   format ("-----
170
171
   172 }.
173
 define header_property() = {
174
   format ("------\n") and
175
   format("| Property | PID | Result |\n") and
176
   format ("------\n")
177
178
  }.
179
180
 define footer_property() = {
  format ("------\n")
181
 }.
182
183
 define assert(Pid, j, RW, addr, data, Tick) = {
184
185
   exists Operation : {
  if RW=0 then {Operation="Read" and
186
   format ("State %d: Processor %d is sending %6s request from Address: %d, and Data: %d, and ...
187
     Global State: %d\n",Tick,Pid,Operation,addr,data,Tick)
```

```
188
     } else {Operation="Write" and
     format ("State %d: Processor %d is sending %6s request to Address: %d, and Data: %d, and ...
189
         Global State: %d\n", Tick, Pid, Operation, addr, data, Tick)
     } and
190
     format ("!PROG: assert %d:%d:%d:%d:%d:%d:%l.",Pid,RW,addr,data,Tick)
191
192
    }
193 }.
194
   set print_states=false.
195
   /* run */ define L2_Processor_2() = {
196
     exists j, Tick, PID, RW, DADDR, BADDR, INDEXC, VBITX, DBITX, TAG, TAGX, NVBITX,
197
     NDBITX, NTAGX, STRINGX, CMX, NCMX, CSX, NCSX, INDEXM, MM, NMM, Tock, State : {
198
199
     for j<10 do {</pre>
200
201
     {input Tick and skip and State=Tick[1] and
     if Tick[0]=2 then {
202
     assert(Tick[0], j, Random mod 2, Random mod 16, Random mod 30, Tick[1])
203
204
     } else
205
     format("State %d: Processor 2 is idle\n",Tick[1])
206
     };
207
208
     { empty and
     input Tock and output (Tock) and
209
210
     PID=Tock[0] and RW=Tock[1] and DADDR=Tock[2] and BADDR=Tock[3] and INDEXC=Tock[4] and
     VBITX=Tock[5] and
211
     NVBITX=Tock[6] and DBITX=Tock[7] and NDBITX=Tock[8] and TAG=Tock[9] and TAGX=Tock[10] and
212
213
     NTAGX=Tock[11] and
     STRINGX=Tock[12] and CMX=Tock[13] and NCMX=Tock[14] and CSX=Tock[15] and NCSX=Tock[16] and
214
215
     INDEXM=Tock[17] and
     MM=Tock[18] and NMM=Tock[19] and
216
217
     get_var(PID, RW, DADDR, BADDR, INDEXC, VBITX, DBITX, TAG, TAGX, NVBITX,
218
     NDBITX, NTAGX, STRINGX, CMX, NCMX, CSX, NCSX, INDEXM, MM, NMM, State)
219
220
     }
221
222
    }
223
    }
224 }.
```

Appendix C

Appendix C: Tcl/tk Code for Cache Controller

```
1 # L2_Cache_MSI_v3.tcl --
2 #
3
   #
4 # Copyright (C) 1998-2017 Nayef H. Alshammari, Antonio Cau
5 #
6 # This program is free software: you can redistribute it and/or modify
7 # it under the terms of the GNU General Public License as published by
8 # the Free Software Foundation, either version 3 of the License, or
9 # (at your option) any later version.
10 #
11 # This program is distributed in the hope that it will be useful,
12 # but WITHOUT ANY WARRANTY; without even the implied warranty of
13 # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 # GNU General Public License for more details.
15 #
16 # You should have received a copy of the GNU General Public License
17 # along with this program. If not, see <http://www.gnu.org/licenses/>.
18 #
19 #
20
21 package provide L2CacheContollerMSI 1.0
22
23 namespace eval ::out {;
24 #namespace export -clear *
25 variable canv;
26
27
28 proc init {nl} {
   variable canv;
29
30
31
   wm geometry .top23 1700x800+1+20
32
    $canv delete all
33
  $canv config -scrollregion "10 10 1700 1000"
34
    $canv configure -background black
35
36
37
    #CPU 0
38
39 $canv create rect \
```

```
10 10 \
40
    425 455 \
41
    -fill black -outline black -width 2 -tags rect0
42
43
44
    #State
    $canv create text 30 20\
45
    -anchor c -fill red -text State
46
47
    $canv create text 72 20\
48
    -anchor c -fill red -text Oper.
49
50
    $canv create text 240 20\
51
   -anchor c -fill red -text Address
52
53
54 \qquad $canv create text 405 20\
   -anchor c -fill red -text Data
55
56
    #State
57
58
   for {set i 0} {$i<10} {incr i} {</pre>
    $canv create rect \
59
60 10 [expr 30+15*$i]\
  50 [<mark>expr</mark> 45+15*$i]\
61
   -width 1 -fill black -outline #00FF00
62
    $canv create text 30 [expr 37+15*$i]\
63
   -anchor c -fill #00FF00 -text "" -tags StateP0($i)
64
  }
65
    #READ
66
67 for {set i 0} {$i<10} {incr i} {
    $canv create rect \
68
    50 [expr 30+15*$i]\
69
    95 [expr 45+15*$i]\
70
71 -width 1 -fill black -outline #00FF00
    $canv create text 72 [expr 37+15*$i]\
72
   -anchor c -fill #00FF00 -text "" -tags operationP0($i)
73
74
   }
75
76 #ADDRESS
77 for {set i 0} {$i<10} {incr i} {
78 $canv create rect \
```

```
95 [expr 30+15*$i]\
79
    385 [expr 45+15*$i]\
80
   -width 1 -fill black -outline #00FF00
81
   $canv create text 240 [expr 37+15*$i]\
82
    -anchor c -text "" -tags cpuaddrtextP0($i)
83
    }
84
85
    #Data
86
    for {set i 0} {$i<10} {incr i} {</pre>
87
    $canv create rect \
88
   385 [expr 30+15*$i]\
89
   425 [expr 45+15*$i]\
90
91 -width 1 -fill black -outline #00FF00
   $canv create text 405 [expr 37+15*$i]\
92
   -anchor c -fill #00FF00 -text "" -tags DataCPU0($i)
93
    }
94
95
96 #CPU 1
97
    $canv create rect \
   430 10 \
98
    845 455 \
99
    -fill black -outline black -width 2 -tags rect1
100
101
102
    #State
    $canv create text 452 20\
103
    -anchor c -fill red -text State
104
105
    $canv create text 495 20\
106
    -anchor c -fill red -text Oper.
107
108
    $canv create text 655 20\
109
    -anchor c -fill red -text Address
110
111
    $canv create text 820 20\
112
    -anchor c -fill red -text Data
113
114
    #State
115
    for {set i 0} {$i<10} {incr i} {</pre>
116
    $canv create rect \
117
```

```
430 [expr 30+15*$i]∖
118
    470 [expr 45+15*$i]\
119
    -width 1 -fill black -outline #00FF00
120
    $canv create text 447 [expr 37+15*$i]\
121
    -anchor c -fill #00FF00 -text "" -tags StateP1($i)
122
    ł
123
     #READ
124
    for {set i 0} {$i<10} {incr i} {</pre>
125
    $canv create rect \
126
     470 [expr 30+15*$i]\
127
    515 [expr 45+15*$i]\
128
    -width 1 -fill black -outline #00FF00
129
    $canv create text 495 [expr 37+15*$i]\
130
    -anchor c -fill #00FF00 -text "" -tags operationP1($i)
131
132
    }
133
134
     #ADDRESS
    for {set i 0} {$i<10} {incr i} {</pre>
135
136
     $canv create rect \
    515 [expr 30+15*$i]\
137
    805 [expr 45+15*$i]\
138
    -width 1 -fill black -outline #00FF00
139
    $canv create text 660 [expr 37+15*$i]\
140
     -anchor c -text "" -tags cpuaddrtextP1($i)
141
142
    }
143
144
     #Data
    for {set i 0} {$i<10} {incr i} {</pre>
145
146
     $canv create rect \
    805 [expr 30+15*$i]\
147
    845 [expr 45+15*$i]\
148
    -width 1 -fill black -outline #00FF00
149
    $canv create text 825 [expr 37+15*$i]\
150
    -anchor c -fill #00FF00 -text "" -tags DataCPU1($i)
151
152
    }
153
154 #CPU 2
   $canv create rect \
155
156 850 10 \
```

```
1270 455 \
157
    -fill black -outline black -width 2 -tags rect2
158
159
    #State
160
161
     $canv create text 870 20\
    -anchor c -fill red -text State
162
163
    $canv create text 912 20\
164
    -anchor c -fill red -text Oper.
165
166
    $canv create text 1080 20\
167
    -anchor c -fill red -text Address
168
169
    $canv create text 1247 20\
170
    -anchor c -fill red -text Data
171
172
173
    #State P2
    for {set i 0} {$i<10} {incr i} {</pre>
174
175
     $canv create rect \
    850 [expr 30+15*$i]\
176
    890 [expr 45+15*$i]\
177
    -width 1 -fill black -outline #00FF00
178
    $canv create text 870 [expr 37+15*$i]\
179
     -anchor c -fill #00FF00 -text "" -tags StateP2($i)
180
181
    ł
    #OPERATION P2
182
    for {set i 0} {$i<10} {incr i} {</pre>
183
    $canv create rect \
184
    890 [expr 30+15*$i]\
185
    935 [expr 45+15*$i]\
186
    -width 1 -fill black -outline #00FF00
187
    $canv create text 912 [expr 37+15*$i]\
188
    -anchor c -fill #00FF00 -text "" -tags operationP2($i)
189
190
    }
191
192
    #ADDRESS P2
   for {set i 0} {$i<10} {incr i} {</pre>
193
    $canv create rect \
194
    935 [expr 30+15*$i]\
195
```

```
1225 [expr 45+15*$i]\
196
    -width 1 -fill black -outline #00FF00
197
    $canv create text 1080 [expr 37+15*$i]\
198
    -anchor c -text "" -tags cpuaddrtextP2($i)
199
200
     }
201
     #Data P2
202
    for {set i 0} {$i<10} {incr i} {</pre>
203
     $canv create rect \
204
    1225 [expr 30+15*$i]\
205
    1270 [expr 45+15*$i]\
206
    -width 1 -fill black -outline #00FF00
207
    $canv create text 1247 [expr 37+15*$i]\
208
    -anchor c -fill #00FF00 -text "" -tags DataCPU2($i)
209
210
    }
211
212
213
214
215
     #Horizontal CPU_REQ_ADDRESS
216
217
    for {set i 0} {$i<32} {incr i} {</pre>
     $canv create text [expr 373+20*$i] 200\
218
219
     -anchor c -fill #00FF00 -text [expr 31-$i] -tags cpuaddrtext($i)
220
    if {$i<29} {$canv create text [expr 363+20*$i] 200\</pre>
221
    -anchor c -fill red -text "|" -tags cpuaddrtext1($i)
222
     } else {$canv create text [expr 363+20*$i] 200\
223
     -anchor c -fill blue -text "|" -tags cpuaddrtext1($i)}
224
225
    ł
    $canv create text 1003 200\
226
    -anchor c -fill blue -text "|"
227
228
     for {set i 0} {$i<32} {incr i} {</pre>
229
     $canv create rect \
230
231
     [expr 363+20*$i] 210\
     [expr 383+20*$i] 230\
232
    -width 1 -fill black
233
    $canv create text [expr 373+20*$i] 220\
234
```

```
-anchor c -fill #00FF00 -text "" -tags cpuaddrtext2($i)
235
236
    }
   for {set i 0} {$i<32} {incr i} {</pre>
237
    $canv create text [expr 363+20*$i] 220\
238
    -anchor c -fill #00FF00 -text "|"
239
    ł
240
241
    #Tag Bits
242
    $canv create rect \
243
    363 210 \
244
   942 230 \
245
    -outline red -width 2
246
    #Index Bits
247
    $canv create rect \
248
249 944 210 \
250 1003 230 \
251
   -outline blue -width 2
252
253
254 #Tag line & Arrows PO
255 $canv create line \
256 370 230 \
257 370 250 \
258
    -fill black -width 2 -tags lineP000
259 $canv create line \
260 260 250 \
   370 250 \
261
    -fill black -width 2 -tags lineP001
262
263
   $canv create line 260 250 260 290 -arrow last -fill black -width 2 -tags ar(P000)
264
265
266 #Index line & Arrows P0
    $canv create line \
267
   964 230 \
268
    964 240 \
269
270
   -fill black -width 2 -tags lineP010
271 $canv create line \
272 30 240 \
273 964 240 \
```

```
-fill black -width 2 -tags lineP011
274
275
    $canv create line 30 240 30 290 -arrow last -fill black -width 2 -tags ar(P001)
276
277
278
279
280
281
282 # Cache P0
    $canv create text 30 300\
283
    -anchor c -fill #00FF00 -text Index
284
285
   $canv create text 70 300\
286
287
    -anchor c -fill #00FF00 -text Valid
288
    $canv create text 110 300\
289
290
    -anchor c -fill #00FF00 -text Dirty
291
292
    $canv create text 260 300\
    -anchor c -fill #00FF00 -text Tag
293
294
    $canv create text 405 300\
295
    -anchor c -fill #00FF00 -text Data
296
297
298
299
300
301
302
     #Index
    for {set i 0} {$i<8} {incr i} {</pre>
303
    $canv create rect \
304
    10 [expr 310+15*$i]\
305
    50 [expr 325+15*$i]\
306
    -width 1 -fill black -outline #00FF00
307
    $canv create text 30 [expr 318+15*$i]\
308
309
    -anchor c -text "" -tags Index0($i)
310
    }
311
312 #Valid bit
```

```
for {set i 0} {$i<8} {incr i} {</pre>
313
     $canv create rect \
314
    50 [expr 310+15*$i]\
315
    90 [expr 325+15*$i]\
316
     -width 1 -fill black -outline #00FF00
317
    $canv create text 70 [expr 318+15*$i]\
318
    -anchor c -fill #00FF00 -text "" -tags VBIT0($i)
319
320
    }
321
     #Dirty bit
322
    for {set i 0} {$i<8} {incr i} {</pre>
323
     $canv create rect \
324
     90 [expr 310+15*$i]\
325
    130 [expr 325+15*$i]\
326
    -width 1 -fill black -outline #00FF00
327
    $canv create text 110 [expr 318+15*$i]\
328
     -anchor c -fill #00FF00 -text "" -tags DBIT0($i)
329
330
    }
331
     #Tag 1 18 bits
332
    for {set i 0} {$i<8} {incr i} {</pre>
333
334
     $canv create rect \
    130 [expr 310+15*$i]\
335
     390 [expr 325+15*$i]\
336
    -width 1 -fill black -outline #00FF00
337
    $canv create text 260 [expr 318+15*$i]\
338
    -anchor c -text "" -tags Tag18bitstext0($i)
339
340
     ł
     #Data 1 32 bits
341
    for {set i 0} {$i<8} {incr i} {</pre>
342
     $canv create rect \
343
    390 [expr 310+15*$i]\
344
     425 [expr 325+15*$i]\
345
    -width 1 -fill black -outline #00FF00
346
    $canv create text 405 [expr 317+15*$i]\
347
348
    -anchor c -fill #00FF00 -text "-8" -tags DataCM0($i)
349
    ł
350
351
```

```
#L2 Cache text
352
    $canv create text 240 440\
353
    -anchor c -fill #00FF00 -text Private_L2_Cache_Memory_(Processor(0))
354
355
356
     #Tag line & Arrows P1
    #$canv create line \
357
    560 280 \
358
    560 305 \
359
    -fill blue -width 2 -tags lineP100
360
    #$canv create line \
361
    560 305 \
362
    685 305 \
363
    -fill blue -width 2 -tags lineP101
364
365
    $canv create line 685 230 685 290 -arrow last -fill black -width 2 -tags ar(P100)
366
367
    #Index line & Arrows P1
368
    $canv create line \
369
    974 230 \
370
    974 245 \
371
    -fill black -width 2 -tags lineP110
372
    $canv create line \
373
    455 245 \
374
    974 245 \
375
    -fill black -width 2 -tags lineP111
376
377
    $canv create line 455 245 455 290 -arrow last -fill black -width 2 -tags ar(P101)
378
379
380
    # Cache P1
    $canv create text 455 300\
381
    -anchor c -fill #00FF00 -text Index
382
383
    $canv create text 495 300\
384
    -anchor c -fill #00FF00 -text Valid
385
386
387
    $canv create text 535 300\
    -anchor c -fill #00FF00 -text Dirty
388
389
   $canv create text 685 300\
390
```

```
-anchor c -fill #00FF00 -text Tag
391
392
     $canv create text 825 300\
393
     -anchor c -fill #00FF00 -text Data
394
395
396
397
398
399
400
     #Index
     for {set i 0} {$i<8} {incr i} {</pre>
401
     $canv create rect \
402
     430 [expr 310+15*$i]\
403
     480 [expr 325+15*$i]\
404
     -width 1 -fill black -outline #00FF00
405
     $canv create text 455 [expr 318+15*$i]\
406
407
     -anchor c -text "" -tags Index1($i)
408
     }
409
     #Valid bit
410
     for {set i 0} {$i<8} {incr i} {</pre>
411
     $canv create rect \
412
     480 [expr 310+15*$i]\
413
     510 [expr 325+15*$i]\
414
     -width 1 -fill black -outline #00FF00
415
     $canv create text 495 [expr 318+15*$i]\
416
     -anchor c -fill #00FF00 -text "" -tags VBIT1($i)
417
418
     }
419
     #Dirty bit
420
     for {set i 0} {$i<8} {incr i} {</pre>
421
     $canv create rect \
422
     510 [expr 310+15*$i]\
423
     550 [expr 325+15*$i]\
424
     -width 1 -fill black -outline #00FF00
425
426
     $canv create text 530 [expr 318+15*$i]\
     -anchor c -fill #00FF00 -text "" -tags DBIT1($i)
427
428
     }
429
```

```
#Tag 1 18 bits
430
     for {set i 0} {$i<8} {incr i} {</pre>
431
     $canv create rect \
432
     550 [expr 310+15*$i]\
433
    810 [expr 325+15*$i]\
434
    -width 1 -fill black -outline #00FF00
435
     $canv create text 680 [expr 318+15*$i]\
436
    -anchor c -text "" -tags Tag18bitstext1($i)
437
438
     ł
     #Data 1 32 bits
439
    for {set i 0} {$i<8} {incr i} {</pre>
440
     $canv create rect \
441
    810 [expr 310+15*$i]\
442
    845 [expr 325+15*$i]\
443
    -width 1 -fill black -outline #00FF00
444
    $canv create text 825 [expr 317+15*$i]\
445
    -anchor c -fill #00FF00 -text "-8" -tags DataCM1($i)
446
447
    }
448
449
     #L2 Cache text
450
451
     $canv create text 665 440\
    -anchor c -fill #00FF00 -text Private_L2_Cache_Memory_(Processor(1))
452
453
     #Tag line & Arrows P2
454
    $canv create line \
455
    780 230 \
456
    780 255 \
457
    -fill black -width 2 -tags lineP200
458
    $canv create line \
459
    780 255 \
460
    1105 255 \
461
    -fill black -width 2 -tags lineP201
462
463
     $canv create line 1105 255 1105 290 -arrow last -fill black -width 2 -tags ar(P200)
464
465
    #Index line & Arrows P2
466
    $canv create line \
467
    984 230 \
468
```

```
984 265 \
469
    -fill black -width 2 -tags lineP210
470
    $canv create line \
471
    875 265 \
472
    984 265 \
473
    -fill black -width 2 -tags lineP211
474
475
    $canv create line 875 265 875 290 -arrow last -fill black -width 2 -tags ar(P201)
476
477
478 # Cache P2
    $canv create text 875 300\
479
    -anchor c -fill #00FF00 -text Index
480
481
    $canv create text 915 300\
482
    -anchor c -fill #00FF00 -text Valid
483
484
485
     $canv create text 955 300\
    -anchor c -fill #00FF00 -text Dirty
486
487
    $canv create text 1105 300\
488
    -anchor c -fill #00FF00 -text Tag
489
490
    $canv create text 1250 300\
491
    -anchor c -fill #00FF00 -text Data
492
493
494
495
496
497
    #Index
498
    for {set i 0} {$i<8} {incr i} {</pre>
499
    $canv create rect \
500
    850 [expr 310+15*$i]\
501
    900 [expr 325+15*$i]\
502
    -width 1 -fill black -outline #00FF00
503
504
    $canv create text 875 [expr 318+15*$i]\
    -anchor c -text "" -tags Index2($i)
505
506
     }
507
```

```
#Valid bit
508
     for {set i 0} {$i<8} {incr i} {</pre>
509
     $canv create rect \
510
     900 [expr 310+15*$i]\
511
     930 [expr 325+15*$i]\
512
    -width 1 -fill black -outline #00FF00
513
    $canv create text 915 [expr 318+15*$i]\
514
    -anchor c -fill #00FF00 -text "" -tags VBIT2($i)
515
    }
516
517
    #Dirty bit
518
     for {set i 0} {$i<8} {incr i} {</pre>
519
     $canv create rect \
520
     930 [expr 310+15*$i]\
521
    970 [expr 325+15*$i]\
522
    -width 1 -fill black -outline #00FF00
523
     $canv create text 950 [expr 318+15*$i]\
524
    -anchor c -fill #00FF00 -text "" -tags DBIT2($i)
525
526
     }
527
     #Tag 1 18 bits
528
     for {set i 0} {$i<8} {incr i} {</pre>
529
     $canv create rect \
530
     970 [expr 310+15*$i]\
531
    1235 [expr 325+15*$i]\
532
    -width 1 -fill black -outline #00FF00
533
    $canv create text 1103 [expr 318+15*$i]\
534
    -anchor c -text "" -tags Tag18bitstext2($i)
535
536
     }
    #Data 1 32 bits
537
     for {set i 0} {$i<8} {incr i} {</pre>
538
     $canv create rect \
539
    1235 [expr 310+15*$i]\
540
    1270 [expr 325+15*$i]\
541
    -width 1 -fill black -outline #00FF00
542
543
    $canv create text 1250 [expr 317+15*$i]\
    -anchor c -fill #00FF00 -text "-8" -tags DataCM2($i)
544
545
     }
546
```

```
547
     #L2 Cache text
548
     $canv create text 1085 440\
549
    -anchor c -fill #00FF00 -text Private_L2_Cache_Memory_(Processor(2))
550
551
552
     #Main Memory
553
     $canv create text 900 470\
554
     -anchor c -fill #00FF00 -text Address
555
    $canv create text 1075 470\
556
    -anchor c -fill #00FF00 -text Data
557
558
559
    #Index
     for {set i 0} {$i<16} {incr i} {</pre>
560
     $canv create rect \
561
    750 [expr 480+15*$i]\
562
    1050 [expr 495+15*$i]\
563
    -width 1 -fill black -outline #00FF00
564
565
     $canv create text 900 [expr 488+15*$i]\
    -anchor c -fill red -text "" -tags IndexMM($i)
566
    }
567
568
     #Data
569
570
     for {set i 0} {$i<16} {incr i} {</pre>
     create rect \setminus
571
    1050 [expr 480+15*$i]\
572
    1100 [expr 495+15*$i]\
573
    -width 1 -fill black -outline #00FF00
574
     $canv create text 1075 [expr 488+15*$i]\
575
    -anchor c -fill red -text "" -tags DataMM($i)
576
    $canv create text 1125 [expr 488+15*$i]\
577
    -anchor c -fill red -text "" -tags DataMM2($i)
578
     }
579
580
    #Text Main Memory
581
582
    $canv create text 950 730\
    -anchor c -fill #00FF00 -text Main_Memory
583
584
585
```

```
586
    #Timer
     #$canv create text 80 30\
587
    -anchor c -fill #00FF00 -text Global_State -tags tmr
588
589
590
     #Bullets Timeline
     $canv create text 30 480 -text {State} -anchor c -fill #00FF00
591
     $canv create text 40 520 -text {Address} -anchor c -fill #00FF00
592
     $canv create text 30 565 -text {P0} -anchor c -fill #00FF00
593
     $canv create text 30 605 -text {P1} -anchor c -fill #00FF00
594
     $canv create text 30 645 -text {P2} -anchor c -fill #00FF00
595
    $canv create text 40 685 -text {Memory} -anchor c -fill #00FF00
596
597
598
    ##Arc
599
600
    #$canv create oval 80 80 87 87 -fill white
601
602
     #$canv create arc 70 64 180 182 -outline #00FF00 -width 2 -style arc -start 45
603
604
     #$canv create oval 160 80 167 87 -fill white
605
606
     #$canv create arc 150 64 260 182 -outline #00FF00 -width 2 -style arc -start 45
607
608
609
     #$canv create oval 240 80 247 87 -fill white
610
611
612
    #$canv create arc 80 80 160 160 -outline white -width 2 -extent 180 -style arc
613
614
     #P0
615
     #$canv create oval 80 565 87 572 -fill white
616
617
     #$canv create arc 70 549 163 667 -outline #00FF00 -width 2 -style arc -start 45
618
619
     #$canv create oval 145 565 152 572 -fill white
620
621
     #$canv create arc 135 549 228 667 -outline #00FF00 -width 2 -style arc -start 45
622
623
    #$canv create oval 210 565 217 572 -fill white
624
```

```
#P1
626
     #$canv create oval 80 605 87 612 -fill white
627
628
     #$canv create arc 70 589 163 707 -outline #00FF00 -width 2 -style arc -start 45
629
630
     #$canv create oval 145 605 152 612 -fill white
631
632
    #$canv create arc 135 589 228 707 -outline #00FF00 -width 2 -style arc -start 45
633
634
    #$canv create oval 210 605 217 612 -fill white
635
636
637
     #P2
638
     #$canv create oval 80 640 87 647 -fill white
639
640
     #$canv create arc 70 624 163 742 -outline #00FF00 -width 2 -style arc -start 45
641
642
643
     #$canv create oval 145 640 152 647 -fill white
644
     #$canv create arc 135 624 228 742 -outline #00FF00 -width 2 -style arc -start 45
645
646
    #$cany create oval 210 640 217 647 -fill white
647
648
649
    #Memory
650
    #$canv create oval 80 680 87 687 -fill white
651
652
     #$canv create arc 70 664 163 782 -outline #00FF00 -width 2 -style arc -start 45
653
654
    #$canv create oval 145 680 152 687 -fill white
655
656
    #$canv create arc 135 664 228 782 -outline #00FF00 -width 2 -style arc -start 45
657
658
    #$canv create oval 210 680 217 687 -fill white
659
660
661 }
662
663 proc tmr {nl} {
```

```
variable canv;
664
665
666
     set State [lindex $n1 0]
667
668
     #$canv itemconfigure tmr -fill #00FF00 -text Global_State:$State
669
670
    if {$State<9} {</pre>
671
     $canv create text\
672
     [expr 83+65*$State] 480\
673
    -fill #00FF00 -text $State
674
     $canv create text\
675
     [expr 83+65*[expr $State+1]] 480\
676
    -fill #00FF00 -text [expr $State+1]
677
678
    } else {
    $canv create text\
679
     [expr 83+65*$State] 480\
680
    -fill #00FF00 -text $State
681
682
    ł
683 }
   proc INDEX {nl} {
684
685
    variable canv;
686
687
   set IndexDecimal [lindex $n1 0]
   set IndexBinary [lindex $nl 1]
688
689
690
     $canv itemconfigure Index0($IndexDecimal) -fill #00FF00 -text $IndexBinary
691
     $canv itemconfigure Index1($IndexDecimal) -fill #00FF00 -text $IndexBinary
692
     $canv itemconfigure Index2($IndexDecimal) -fill #00FF00 -text $IndexBinary
693
694
695
    }
   proc CM {nl} {
696
697
    variable canv;
698
699
    set Pid [lindex $nl 0]
700
    set Index [lindex $n1 1]
701
    set Data [lindex $nl 2]
702
```

```
703
     set Tag [lindex $n1 3]
     set Index3 [lindex $n1 4]
704
     set Index4 [lindex $n1 5]
705
     set Index5 [lindex $n1 6]
706
     set Index6 [lindex $n1 7]
707
     set RW [lindex $n1 8]
708
709
710
    if {$Pid==0} {
711
712
     $canv itemconfigure lineP100 -fill black
713
     $canv itemconfigure lineP101 -fill black
714
     $canv itemconfigure ar(P100) -fill black
715
     $canv itemconfigure lineP110 -fill black
716
     $canv itemconfigure lineP111 -fill black
717
     $canv itemconfigure ar(P101) -fill black
718
719
     $canv itemconfigure lineP200 -fill black
720
721
     $canv itemconfigure lineP201 -fill black
     $canv itemconfigure ar(P200) -fill black
722
     $canv itemconfigure lineP210 -fill black
723
     $canv itemconfigure lineP211 -fill black
724
     $canv itemconfigure ar(P201) -fill black
725
726
     $canv itemconfigure lineP000 -fill red
727
     $canv itemconfigure lineP001 -fill red
728
     $canv itemconfigure ar(P000) -fill red
729
     $canv itemconfigure lineP010 -fill blue
730
     $canv itemconfigure lineP011 -fill blue
731
     $canv itemconfigure ar(P001) -fill blue
732
733
     $canv itemconfigure Index0($Index4) -fill white -text $Index3
734
     if {$RW == 1} {
735
     $canv itemconfigure DataCMO($Index4) -fill white -text $Data
736
737
     3
738
     $canv itemconfigure Tag18bitstext0($Index4) -fill white -text $Tag
739
     } elseif {$Pid==1} {
740
741
```

```
$canv itemconfigure lineP000 -fill black
742
     $canv itemconfigure lineP001 -fill black
743
     $canv itemconfigure ar(P000) -fill black
744
     $canv itemconfigure lineP010 -fill black
745
     $canv itemconfigure lineP011 -fill black
746
     $canv itemconfigure ar(P001) -fill black
747
748
     $canv itemconfigure lineP200 -fill black
749
     $canv itemconfigure lineP201 -fill black
750
     $canv itemconfigure ar(P200) -fill black
751
     $canv itemconfigure lineP210 -fill black
752
     $canv itemconfigure lineP211 -fill black
753
     $canv itemconfigure ar(P201) -fill black
754
755
     $canv itemconfigure lineP100 -fill red
756
     $canv itemconfigure lineP101 -fill red
757
     $canv itemconfigure ar(P100) -fill red
758
     $canv itemconfigure lineP110 -fill blue
759
760
     $canv itemconfigure lineP111 -fill blue
     $canv itemconfigure ar(P101) -fill blue
761
762
763
     $canv itemconfigure Index1($Index4) -fill white -text $Index3
    if {$RW == 1} {
764
765
     $canv itemconfigure DataCM1($Index4) -fill white -text $Data
766
     ł
     $canv itemconfigure Tag18bitstext1($Index4) -fill white -text $Tag
767
768
     } elseif {$Pid==2} {
769
770
     $canv itemconfigure lineP000 -fill black
771
     $canv itemconfigure lineP001 -fill black
772
     $canv itemconfigure ar(P000) -fill black
773
     $canv itemconfigure lineP010 -fill black
774
     $canv itemconfigure lineP011 -fill black
775
     $canv itemconfigure ar(P001) -fill black
776
777
     $canv itemconfigure lineP100 -fill black
778
     $canv itemconfigure lineP101 -fill black
779
     $canv itemconfigure ar(P100) -fill black
780
```

```
$canv itemconfigure lineP110 -fill black
781
     $canv itemconfigure lineP111 -fill black
782
     $canv itemconfigure ar(P101) -fill black
783
784
785
     $canv itemconfigure lineP200 -fill red
     $canv itemconfigure lineP201 -fill red
786
     $canv itemconfigure ar(P200) -fill red
787
     $canv itemconfigure lineP210 -fill blue
788
     $canv itemconfigure lineP211 -fill blue
789
     $canv itemconfigure ar(P201) -fill blue
790
791
     $canv itemconfigure Index2($Index4) -fill white -text $Index3
792
     if {$RW == 1} {
793
     $canv itemconfigure DataCM2($Index4) -fill white -text $Data
794
795
     }
     $canv itemconfigure Tag18bitstext2($Index4) -fill white -text $Tag
796
797
     }
798
799
800
   }
801
802
   proc IM {nl} {
    variable canv;
803
804
805
    set Data [lindex $n1 0]
806
     set Addr [lindex $nl 1]
807
     set IndexM [lindex $n1 2]
808
809
810
811
812
     $canv itemconfigure DataMM($IndexM) -fill #00FF00 -text $Data
813
     $canv itemconfigure IndexMM($IndexM) -fill #00FF00 -text $Addr
814
     #$canv itemconfigure DataCM($IndexM) -fill red -text $Data
815
816
     #$canv itemconfigure data0($Tick) -fill red -text $Data
817
818
   }
819
```

```
820
   proc MM {nl} {
    variable canv;
821
822
823
824
    set Data [lindex $n1 0]
825
    set Addr [lindex $nl 1]
826
     set IndexM [lindex $n1 2]
827
     set IndexC [lindex $n1 3]
828
     set Tick [lindex $nl 4]
829
830
831
832
     $canv itemconfigure DataMM2($IndexM) -fill white -text ""
833
     $canv itemconfigure DataMM2($IndexM) -fill white -text $Data
834
     $canv itemconfigure IndexMM($IndexM) -fill white -text $Addr
835
     #$canv itemconfigure DataCM($IndexM) -fill red -text $Data
836
     #$canv itemconfigure data0($Tick) -fill red -text $Data
837
838
   #$canv create oval\
839
     [expr 80+65*$Tick] 680\
840
     [expr 87+65*$Tick] 687\
841
    -fill #00FF00
842
843
     $canv create text\
     [expr 83+65*$IndexC] 717\
844
    -fill red -text $Data
845
846
847 }
848
849 proc ABCD {nl} {
    variable canv;
850
851
852
    set Loc [lindex $n1 0]
853
    set Bits [lindex $nl 1]
854
855
856
     $canv itemconfigure cpuaddrtext2([expr (($Loc+31+31)/($Loc+1))-$Loc]) -fill white -text $Bits
857
858
```
```
859
   }
   proc CPUREQ {nl} {
860
861
    variable canv;
862
863
    set Pid [lindex $nl 0]
864
     set Index [lindex $nl 1]
865
     set Addr [lindex $n1 2]
866
     set RW [lindex $n1 3]
867
     set Data [lindex $n1 4]
868
     set State [lindex $n1 5]
869
870
    if {$Pid == 0} {
871
     #$canv itemconfigure rect1 -outline black
872
     #$canv itemconfigure rect2 -outline black
873
     #$canv itemconfigure rect0 -outline white
874
     $canv itemconfigure StateP0($State) -fill #00FF00 -text $State
875
     $canv itemconfigure StateP0($State) -fill #00FF00 -text $State
876
877
     $canv itemconfigure StateP0($State) -fill #00FF00 -text $State
878
879
880
     if {$RW==0} {
     $canv itemconfigure operationP0($Index) -fill #00FF00 -text $RW
881
882
     } elseif {$RW==1} {
     $canv itemconfigure operationP0($Index) -fill #00FF00 -text $RW
883
     $canv itemconfigure DataCPU0($Index) -fill white -text $Data
884
885
   }
886
887
     $canv itemconfigure cpuaddrtextP0($Index) -fill white -text $Addr
888
889
890
     } elseif {$Pid == 1} {
891
892
     #$canv itemconfigure rect0 -outline black
     #$canv itemconfigure rect2 -outline black
893
894
     #$canv itemconfigure rect1 -outline white
     $canv itemconfigure StateP1($State) -fill #00FF00 -text $State
895
896
    if {$RW==0} {
897
```

```
$canv itemconfigure operationP1($Index) -fill #00FF00 -text $RW
898
     } elseif {$RW==1} {
899
     $canv itemconfigure operationP1($Index) -fill #00FF00 -text $RW
900
     $canv itemconfigure DataCPU1($Index) -fill white -text $Data
901
902
   }
903
     $canv itemconfigure cpuaddrtextP1($Index) -fill white -text $Addr
904
905
     } elseif {$Pid == 2} {
906
     #$canv itemconfigure rect0 -outline black
907
     #$canv itemconfigure rect1 -outline black
908
     #$canv itemconfigure rect2 -outline white
909
     $canv itemconfigure StateP2($State) -fill #00FF00 -text $State
910
911
912
    if {$RW==0} {
     $canv itemconfigure operationP2($Index) -fill #00FF00 -text $RW
913
     } elseif {$RW==1} {
914
     $canv itemconfigure operationP2($Index) -fill #00FF00 -text $RW
915
916
     $canv itemconfigure DataCPU2($Index) -fill white -text $Data
917 }
918
919
     $canv itemconfigure cpuaddrtextP2($Index) -fill white -text $Addr
920
921
    }
922
   }
923
   proc HM {nl} {
924
    variable canv;
925
926
     set PIDx [lindex $n1 0]
927
     set PIDy [lindex $nl 1]
928
     set PIDz [lindex $nl 2]
929
     set stringx [lindex $n1 3]
930
931
     set stringy [lindex $n1 4]
     set stringz [lindex $n1 5]
932
933
     set Index [lindex $n1 6]
     set State [lindex $n1 7]
934
     set VBITx [lindex $n1 8]
935
     #set VBITy [lindex $n1 9]
936
```

937

```
#set VBITz [lindex $nl 10]
     set DBITx [lindex $n1 9]
938
     set DBITy [lindex $nl 10]
939
     set DBITz [lindex $nl 11]
940
     set Data [lindex $nl 12]
941
     set Tick [lindex $nl 13]
942
     set Memory [lindex $nl 14]
943
     set Addr [lindex $nl 15]
944
     set IndexM [lindex $nl 16]
945
946
947
     #$canv itemconfigure VBIT($Index) -fill #00FF00 -text $VBIT
948
     #$canv itemconfigure DBIT($Index) -fill #00FF00 -text $DBIT
949
950
951
     #$canv itemconfigure DataMM($IndexM) -fill white -text $Memory
     #$canv itemconfigure IndexMM($IndexM) -fill white -text $Addr
952
953
954
    if {$PIDx==0} {
955
     $canv itemconfigure VBIT0($Index) -fill white -text $VBITx
     $canv itemconfigure DBIT0($Index) -fill white -text $DBITx
956
     if {$PIDy==1 && $PIDz==2} {
957
     #$canv itemconfigure VBIT1($Index) -fill white -text $VBITy
958
     $canv itemconfigure DBIT1($Index) -fill white -text $DBITy
959
960
     #$canv itemconfigure VBIT2($Index) -fill white -text $VBITz
     $canv itemconfigure DBIT2($Index) -fill white -text $DBITz
961
     } elseif {$PIDy==2 && $PIDz==1} {
962
     #$canv itemconfigure VBIT2($Index) -fill white -text $VBITy
963
     $canv itemconfigure DBIT2($Index) -fill white -text $DBITy
964
965
     #$canv itemconfigure VBIT1($Index) -fill white -text $VBITz
     $canv itemconfigure DBIT1($Index) -fill white -text $DBITz
966
967
     ł
    if {$stringx=="Write Miss"} {
968
     $canv itemconfigure DataCMO($Index) -fill white -text $Data
969
     } elseif {$stringx=="Write Hit"} {
970
     $canv itemconfigure DataCM0($Index) -fill white -text $Data
971
972
     } elseif {$stringx=="Read Miss"} {
     $canv itemconfigure DataCM0($Index) -fill white -text $Data
973
     $canv itemconfigure DataCPU0($Tick) -fill white -text $Data
974
     } elseif {$stringx=="Read Hit"} {
975
```

```
976
     $canv itemconfigure DataCMO($Index) -fill white -text $Data
     $canv itemconfigure DataCPU0($Tick) -fill white -text $Data
977
978
     }
     } elseif {$PIDx==1} {
979
     $canv itemconfigure VBIT1($Index) -fill white -text $VBITx
980
     $canv itemconfigure DBIT1($Index) -fill white -text $DBITx
981
     if {$PIDy==0 && $PIDz==2} {
982
     #$canv itemconfigure VBIT0($Index) -fill white -text $VBITy
983
     $canv itemconfigure DBIT0($Index) -fill white -text $DBITy
984
     #$canv itemconfigure VBIT2($Index) -fill white -text $VBITz
985
     $canv itemconfigure DBIT2($Index) -fill white -text $DBITz
986
     } elseif {$PIDy==2 && $PIDz==0} {
987
988
     #$canv itemconfigure VBIT2($Index) -fill white -text $VBITy
     $canv itemconfigure DBIT2($Index) -fill white -text $DBITy
989
     #$canv itemconfigure VBIT0($Index) -fill white -text $VBITz
990
     $canv itemconfigure DBIT0($Index) -fill white -text $DBITz
991
992
     ł
993
     if {$stringx=="Write Miss"} {
994
     $canv itemconfigure DataCM1($Index) -fill white -text $Data
     } elseif {$stringx=="Write Hit"} {
995
     $canv itemconfigure DataCM1($Index) -fill white -text $Data
996
997
     } elseif {$stringx=="Read Miss"} {
     $canv itemconfigure DataCM1($Index) -fill white -text $Data
998
999
     $canv itemconfigure DataCPU1($Tick) -fill white -text $Data
     } elseif {$stringx=="Read Hit"} {
1000
     $canv itemconfigure DataCM1($Index) -fill white -text $Data
1001
     $canv itemconfigure DataCPU1($Tick) -fill white -text $Data
1002
1003
     3
1004
     } elseif {$PIDx==2} {
     $canv itemconfigure VBIT2($Index) -fill white -text $VBITx
1005
     $canv itemconfigure DBIT2($Index) -fill white -text $DBITx
1006
     if {$PIDy==0 && $PIDz==1} {
1007
     #$canv itemconfigure VBIT0($Index) -fill white -text $VBITy
1008
     $canv itemconfigure DBIT0($Index) -fill white -text $DBITy
1009
     #$canv itemconfigure VBIT1($Index) -fill white -text $VBITz
1010
1011
     $canv itemconfigure DBIT1($Index) -fill white -text $DBITz
     } elseif {$PIDy==1 && $PIDz==0} {
1012
     #$canv itemconfigure VBIT1($Index) -fill white -text $VBITy
1013
     $canv itemconfigure DBIT1($Index) -fill white -text $DBITy
1014
```

```
#$canv itemconfigure VBIT0($Index) -fill white -text $VBITz
1015
     $canv itemconfigure DBIT0($Index) -fill white -text $DBITz
1016
1017
     }
     if {$stringx=="Write Miss"} {
1018
     $canv itemconfigure DataCM2($Index) -fill white -text $Data
1019
     } elseif {$stringx=="Write Hit"} {
1020
     $canv itemconfigure DataCM2($Index) -fill white -text $Data
1021
     } elseif {$stringx=="Read Miss"} {
1022
     $canv itemconfigure DataCM2($Index) -fill white -text $Data
1023
     $canv itemconfigure DataCPU2($Tick) -fill white -text $Data
1024
     } elseif {$stringx=="Read Hit"} {
1025
     $canv itemconfigure DataCM2($Index) -fill white -text $Data
1026
     $canv itemconfigure DataCPU2($Tick) -fill white -text $Data
1027
1028
     ł
1029
     }
1030
1031
     #Processors' addresses values bullets
1032
     if {$State==0} {
1033
     if {$PIDx==0} {
     $canv create oval\
1034
     [expr 80+65*$State] 565\
1035
     [expr 87+65*$State] 572\
1036
     -fill white
1037
1038
     $canv create oval\
     [expr 80+65*[expr $State+1]] 565\
1039
     [expr 87+65*[expr $State+1]] 572\
1040
     -fill white
1041
     $canv create text\
1042
1043
     [expr 83+65*$State] 582\
     -fill white -text $Data
1044
     $canv create arc [expr 80+65*$State-10] [expr 565-16]\
1045
     [expr 87+65*$State+76] [expr 572+95]\
1046
     -outline white -width 2 -style arc -start 45
1047
1048
1049
     $canv create oval\
1050
     [expr 80+65*$State] 605\
     [expr 87+65*$State] 612\
1051
     -fill #00FF00
1052
     $canv create oval\
1053
```

```
[expr 80+65*[expr $State+1]] 605\
1054
     [expr 87+65*[expr $State+1]] 612\
1055
     -fill #00FF00
1056
     $canv create text\
1057
      [expr 83+65*$State] 622\
1058
     -fill #00FF00 -text ""
1059
     $canv create oval\
1060
     [expr 80+65*$State] 640\
1061
     [expr 87+65*$State] 647\
1062
     -fill #00FF00
1063
     $canv create oval\
1064
     [expr 80+65*[expr $State+1]] 640\
1065
     [expr 87+65*[expr $State+1]] 647\
1066
     -fill #00FF00
1067
     $canv create text\
1068
     [expr 83+65*$State] 657\
1069
1070
     -fill #00FF00 -text ""
     } elseif {$PIDx==1} {
1071
1072
     $canv create oval\
     [expr 80+65*$State] 565\
1073
     [expr 87+65*$State] 572\
1074
     -fill #00FF00
1075
     $canv create oval\
1076
1077
      [expr 80+65*[expr $State+1]] 565\
     [expr 87+65*[expr $State+1]] 572\
1078
     -fill #00FF00
1079
1080
     $canv create text\
     [expr 83+65*$State] 582\
1081
     -fill #00FF00 -text ""
1082
     $canv create oval\
1083
     [expr 80+65*$State] 605\
1084
     [expr 87+65*$State] 612\
1085
     -fill white
1086
1087
     $canv create oval\
1088
1089
     [expr 80+65*[expr $State+1]] 605\
     [expr 87+65*[expr $State+1]] 612\
1090
     -fill white
1091
     $canv create text\
1092
```

```
[expr 83+65*$State] 622\
1093
     -fill white -text $Data
1094
     $canv create arc [expr 80+65*$State-10] [expr 605-16]\
1095
     [expr 87+65*$State+76] [expr 612+95]\
1096
     -outline white -width 2 -style arc -start 45
1097
     $canv create oval\
1098
     [expr 80+65*$State] 640\
1099
     [expr 87+65*$State] 647\
1100
     -fill #00FF00
1101
     $canv create oval\
1102
     [expr 80+65*[expr $State+1]] 640\
1103
     [expr 87+65*[expr $State+1]] 647\
1104
     -fill #00FF00
1105
     $canv create text\
1106
     [expr 83+65*$State] 657\
1107
     -fill #00FF00 -text ""
1108
1109
     } elseif {$PIDx==2} {
1110
1111
     $canv create oval\
     [expr 80+65*$State] 565\
1112
     [expr 87+65*$State] 572\
1113
     -fill #00FF00
1114
     $canv create oval\
1115
1116
     [expr 80+65*[expr $State+1]] 565\
1117
     [expr 87+65*[expr $State+1]] 572\
     -fill #00FF00
1118
1119
     $canv create text\
     [expr 83+65*$State] 582\
1120
     -fill #00FF00 -text ""
1121
     $canv create oval\
1122
     [expr 80+65*$State] 605\
1123
     [expr 87+65*$State] 612\
1124
     -fill #00FF00
1125
     $canv create oval\
1126
     [expr 80+65*[expr $State+1]] 605\
1127
1128
     [expr 87+65*[expr $State+1]] 612\
     -fill #00FF00
1129
     $canv create text\
1130
     [expr 83+65*$State] 622\
1131
```

```
-fill #00FF00 -text ""
1132
     $canv create oval\
1133
     [expr 80+65*$State] 640\
1134
     [expr 87+65*$State] 647\
1135
     -fill white
1136
     $canv create oval\
1137
     [expr 80+65*[expr $State+1]] 640\
1138
     [expr 87+65*[expr $State+1]] 647\
1139
     -fill white
1140
     $canv create text\
1141
     [expr 83+65*$State] 657\
1142
1143
     -fill white -text $Data
     $canv create arc [expr 80+65*$State-10] [expr 640-16]\
1144
1145
     [expr 87+65*$State+76] [expr 647+95]\
     -outline white -width 2 -style arc -start 45
1146
1147
     }
1148
     } elseif {$State==9} {
1149
1150
     if {$PIDx==0} {
     $canv create oval\
1151
     [expr 80+65*$State] 565\
1152
     [expr 87+65*$State] 572\
1153
     -fill white
1154
1155
     $canv create text\
     [expr 83+65*$State] 582\
1156
     -fill white -text $Data
1157
1158
     } elseif {$PIDx==1} {
1159
1160
     $canv create oval\
     [expr 80+65*$State] 605\
1161
     [expr 87+65*$State] 612\
1162
     -fill white
1163
     $canv create text\
1164
     [expr 83+65*$State] 622\
1165
     -fill white -text $Data
1166
1167
1168
     } elseif {$PIDx==2} {
1169
1170 $canv create oval
```

```
[expr 80+65*$State] 640\
1171
     [expr 87+65*$State] 647\
1172
     -fill white
1173
     $canv create text\
1174
     [expr 83+65*$State] 657\
1175
    -fill white -text $Data
1176
1177
     }
1178
    } else {
     if {$PIDx==0} {
1179
     $canv create oval\
1180
     [expr 80+65*$State] 565\
1181
     [expr 87+65*$State] 572\
1182
     -fill white
1183
     $canv create oval\
1184
     [expr 80+65*[expr $State+1]] 565\
1185
     [expr 87+65*[expr $State+1]] 572\
1186
1187
     -fill white
     $canv create text\
1188
1189
     [expr 83+65*$State] 582\
     -fill white -text $Data
1190
     $canv create arc [expr 80+65*$State-10] [expr 565-16]\
1191
     [expr 87+65*$State+76] [expr 572+95]\
1192
     -outline white -width 2 -style arc -start 45
1193
1194
     $canv create oval\
     [expr 80+65*[expr $State+1]] 605\
1195
     [expr 87+65*[expr $State+1]] 612\
1196
     -fill #00FF00
1197
     $canv create text\
1198
1199
     [expr 83+65*$State] 622\
     -fill #00FF00 -text ""
1200
     $canv create oval\
1201
     [expr 80+65*[expr $State+1]] 640\
1202
     [expr 87+65*[expr $State+1]] 647\
1203
     -fill #00FF00
1204
     $canv create text\
1205
1206
     [expr 83+65*$State] 657\
     -fill #00FF00 -text ""
1207
     } elseif {$PIDx==1} {
1208
     $canv create oval\
1209
```

```
[expr 80+65*[expr $State+1]] 565\
1210
     [expr 87+65*[expr $State+1]] 572\
1211
     -fill #00FF00
1212
     $canv create text\
1213
     [expr 83+65*$State] 582\
1214
     -fill #00FF00 -text ""
1215
     $canv create oval\
1216
     [expr 80+65*$State] 605\
1217
     [expr 87+65*$State] 612\
1218
     -fill white
1219
1220
1221
     $canv create oval\
     [expr 80+65*[expr $State+1]] 605\
1222
     [expr 87+65*[expr $State+1]] 612\
1223
     -fill white
1224
     $canv create text\
1225
     [expr 83+65*$State] 622\
1226
     -fill white -text $Data
1227
1228
     $canv create arc [expr 80+65*$State-10] [expr 605-16]\
     [expr 87+65*$State+76] [expr 612+95]\
1229
     -outline white -width 2 -style arc -start 45
1230
1231
     $canv create oval\
     [expr 80+65*[expr $State+1]] 640\
1232
1233
     [expr 87+65*[expr $State+1]] 647\
     -fill #00FF00
1234
     $canv create text\
1235
     [expr 83+65*$State] 657\
1236
     -fill #00FF00 -text ""
1237
1238
     } elseif {$PIDx==2} {
1239
     $canv create oval\
1240
     [expr 80+65*[expr $State+1]] 565\
1241
     [expr 87+65*[expr $State+1]] 572\
1242
     -fill #00FF00
1243
     $canv create text\
1244
1245
     [expr 83+65*$State] 582\
     -fill #00FF00 -text ""
1246
     $canv create oval\
1247
     [expr 80+65*[expr $State+1]] 605\
1248
```

```
[expr 87+65*[expr $State+1]] 612\
1249
     -fill #00FF00
1250
     $canv create text\
1251
     [expr 83+65*$State] 622\
1252
     -fill #00FF00 -text ""
1253
     $canv create oval\
1254
     [expr 80+65*$State] 640\
1255
     [expr 87+65*$State] 647\
1256
     -fill white
1257
     $canv create oval\
1258
     [expr 80+65*[expr $State+1]] 640\
1259
     [expr 87+65*[expr $State+1]] 647\
1260
     -fill white
1261
1262
     $canv create text\
     [expr 83+65*$State] 657\
1263
     -fill white -text $Data
1264
1265
     $canv create arc [expr 80+65*$State-10] [expr 640-16]\
     [expr 87+65*$State+76] [expr 647+95]\
1266
     -outline white -width 2 -style arc -start 45
1267
1268
     }
1269
     }
1270
     #Memory's address values bullets
1271
1272
     if {$State<9} {</pre>
1273
     $canv create oval\
     [expr 80+65*$State] 680\
1274
     [expr 87+65*$State] 687\
1275
     -fill white
1276
1277
     $canv create oval\
1278
     [expr 80+65*[expr $State+1]] 680\
1279
     [expr 87+65*[expr $State+1]] 687\
1280
     -fill white
1281
1282
     $canv create text\
1283
1284
     [expr 83+65*$State] 697\
     -fill white -text $Memory
1285
1286
     $canv create arc [expr 80+65*$State-10] [expr 680-16]\
1287
```

```
[expr 87+65*$State+76] [expr 687+95]\
1288
     -outline white -width 2 -style arc -start 45
1289
1290
     } else {
1291
     $canv create oval\
1292
      [expr 80+65*$State] 680\
1293
      [expr 87+65*$State] 687\
1294
     -fill white
1295
1296
1297
     $canv create text\
1298
      [expr 83+65*$State] 697\
1299
     -fill white -text $Memory
1300
1301
1302
     }
1303
     #Addresses bullets
1304
     $canv create text\
1305
      [expr 83+65*$State] 520\
1306
1307
     -fill white -text $Addr
1308
1309
     }
1310
1311 };
```

Appendix D

Appendix D: Java Remote Method Invocation (RMI)

Listing D.1: RMI Tempura Program

```
1 /* -*- Mode: C -*-
    * This file is part Tempura: Interval Temporal Logic interpreter.
2
3
    * Copyright (C) 1998-2016 Nayef H.Alshammari, Antonio Cau
4
5
    -
   * Tempura is free software: you can redistribute it and/or modify
6
    * it under the terms of the GNU General Public License as published by
7
8
    * the Free Software Foundation, either version 3 of the License, or
9
    * (at your option) any later version.
10
    * Tempura is distributed in the hope that it will be useful,
11
    * but WITHOUT ANY WARRANTY; without even the implied warranty of
12
    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13
    * GNU General Public License for more details.
14
15
    *
   * You should have received a copy of the GNU General Public License
16
    * along with Tempura. If not, see <http://www.gnu.org/licenses/>.
17
18
    *
19
   */
20 load "conversion".
21 load "exprog".
22 /* rmiregistry 0 */
23 /* rmiserver . RmiServerIntf RmiServer 1 */
24 /* rmiclient . RmiServerIntf RmiClient1 2 */
25 /* rmiclient . RmiServerIntf RmiClient2 3 */
26 define apidvar(X) = \{X[0]\}.
27 define apidval(X) = \{X[1]\}.
28 define avar1(X, a) = {X[a]}.
29 define aval1(X,b) = {X[b]}.
30 define atime1(X,c) = {strint(X[c])}.
31 define atime_micro1(X,d) = {X[d]}.
32 set print_states = true.
33 define get_var() = {
        exists T,Client,Data,Timestamp : {
34
         get2(T) and
35
           Client=strint(apidval(T))
36
                                         and
           Data=strint(aval1(T,3))
37
                                         and
```

```
Timestamp =atime_microl(T,4) and
38
         format("Server is Receiving Assertion Data: X=%12d from Client %d at timestamp %s\n",
39
         Data, Client, Timestamp) and empty
40
   }
41
42 }.
43 /* run */ define test() = {
           exists v : {
44
                for v<2 do {get_var();skip}</pre>
45
     ł
46
47 }.
```

Listing D.2: Client 1 Tempura Program

```
/* -*- Mode: C -*-
1
   * This file is part Tempura: Interval Temporal Logic interpreter.
2
3
    * Copyright (C) 1998-2016 Nayef H.Alshammari, Antonio Cau
4
    *
5
   * Tempura is free software: you can redistribute it and/or modify
6
    * it under the terms of the GNU General Public License as published by
7
    * the Free Software Foundation, either version 3 of the License, or
8
9
   * (at your option) any later version.
10
    *
    * Tempura is distributed in the hope that it will be useful,
11
    * but WITHOUT ANY WARRANTY; without even the implied warranty of
12
    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13
    * GNU General Public License for more details.
14
15
    *
   * You should have received a copy of the GNU General Public License
16
    * along with Tempura. If not, see <http://www.gnu.org/licenses/>.
17
18
    *
   */
19
20 load "conversion".
21 load "exprog".
22 /* rmiclient . RmiServerIntf RmiClient1 2 */
23 define apidvar(X) = {X[0]}.
24 define apidval(X) = \{X[1]\}.
```

```
25 define avar1(X,a) = {X[a]}.
26 define aval1(X,b) = {X[b]}.
27 define atime1(X,c) = {strint(X[c])}.
28 define atime_microl(X,d) = {strint(X[d])}.
29 set print_states = false.
   define assert(Client,Data,Timestamp) = {
30
           exists Client, Data, Timestamp : {
31
            format("\n") and
32
            format("Client %d is Sending %d to Interface\n", Client) and
33
            format("!PROG: assert Client:%d:X:%d:%s:!\n",Client,Data,Timestamp)
34
        ł
35
36
  }.
37
   define get_var() = {
       exists T : {
38
           get2(T) and
39
           Client
                     =strint(apidval(T)) and
40
           Data
                     =strint(aval1(T,3)) and
41
           Timestamp =atime_microl(T,4) and
42
43
       format ("Client %d is Receiving Assertion Data: Client=%d from %d from External Java ...
           Program at
       Timestamp=%s\n", Client, Client, Data, Timestamp) and assert (Client, Data, Timestamp) and empty
44
45
     }
46 }.
47 /* run */ define test_client1() = {skip and get_var()}.
```

Listing D.3: Client 2 Tempura Program

```
1 /* -*- Mode: C -*-
2
   * This file is part Tempura: Interval Temporal Logic interpreter.
3
   * Copyright (C) 1998-2016 Nayef H.Alshammari, Antonio Cau
4
5
   *
   * Tempura is free software: you can redistribute it and/or modify
6
   * it under the terms of the GNU General Public License as published by
7
   * the Free Software Foundation, either version 3 of the License, or
8
9
   * (at your option) any later version.
10
   *
```

```
11
    * Tempura is distributed in the hope that it will be useful,
    * but WITHOUT ANY WARRANTY; without even the implied warranty of
12
    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13
    * GNU General Public License for more details.
14
15
   * You should have received a copy of the GNU General Public License
16
    * along with Tempura. If not, see <http://www.gnu.org/licenses/>.
17
18
    *
   */
19
20 load "conversion".
21 load "exprog".
22 /* rmiclient . RmiServerIntf RmiClient2 3 */
23 define apidvar(X) = {X[0]}.
24 define apidval(X) = \{X[1]\}.
25 define avar1(X,a) = {X[a]}.
26 define aval1(X,b) = {X[b]}.
27 define atime1(X,c) = {strint(X[c])}.
28 define atime_microl(X,d) = {strint(X[d])}.
29
   set print_states = false.
  define assert(Client, Data, Timestamp) = {
30
           exists Client, Data, Timestamp : {
31
32
            format("\n") and
            format("Client %d is Sending %d to Interface\n", Client) and
33
34
            format("!PROG: assert Client:%d:X:%d:%s:!\n",Client,Data,Timestamp)
35
        ł
36 }.
37
   define get_var() = {
       exists T : {
38
39
           get2(T) and
           Client
                     =strint(apidval(T)) and
40
                     =strint(aval1(T,3)) and
41
           Data
           Timestamp =atime_microl(T,4) and
42
       format ("Client %d is Receiving Assertion Data: Client=%d from %d from External Java ...
43
           Program at
       Timestamp=%s\n", Client, Client, Data, Timestamp) and assert (Client, Data, Timestamp) and empty
44
45
     ł
46 }.
47 /* run */ define test_client2() = {skip and get_var()}.
```

Listing D.4: Client 1 Java Program

```
import java.rmi.registry.LocateRegistry;
2 import java.rmi.registry.Registry;
3 import java.text.SimpleDateFormat;
4 import java.text.DateFormat;
5 import java.util.Date;
6 import java.util.Random;
7 public class RmiClient1 {
       private RmiClient1() {}
8
g
       public static void main(String args[]) {
           String host = (args.length < 1) ? null : args[0];</pre>
10
           try {
11
12
               Registry registry = LocateRegistry.getRegistry(host);
               RmiServerIntf stub = (RmiServerIntf) registry.lookup("RmiServerIntf");
13
                for(int i = 0; i < 1; i++) {</pre>
14
                    Thread.sleep (1000);
15
                      String Time = MicroTimestamp.INSTANCE.get();
16
                      int id=1;
17
                      Random rand = new Random();
18
                      int X = rand.nextInt();
19
               System.out.println("!PROG: assert Client:"+id+":Data:"+X+":"+Time+":!");
20
                System.out.println("External Java Program is sending Assertion Data to
21
                         Tempura Client="+id+" Data="+X+" Timestamp="+Time);
22
23
                ł
           } catch(Exception e) {
24
                System.err.println("Client exception: " + e.toString());
25
                e.printStackTrace();
26
           ł
27
28
       }
29
           public enum MicroTimestamp {
                 INSTANCE ;
30
31
                 private long
                                             startDate ;
                 private long
                                             startNanoseconds ;
32
                 private SimpleDateFormat dateFormat ;
33
                  private MicroTimestamp() {
34
                      this.startDate = System.currentTimeMillis() ;
35
                      this.startNanoseconds = System.nanoTime() ;
36
                      this.dateFormat = new SimpleDateFormat("HH-mm-ss-SSS") ;
37
```

```
}
38
                 public String get() {
39
                      long microSeconds = (System.nanoTime() - this.startNanoseconds) / 1000 ;
40
                      long date = this.startDate + (microSeconds/1000) ;
41
                      return this.dateFormat.format(date) + String.format("%03d", microSeconds ...
42
                          % 1000) ;
43
                  }
44
             ł
45 }
```

Listing D.5: Client 2 Java Program

```
import java.rmi.registry.LocateRegistry;
2 import java.rmi.registry.Registry;
3 import java.text.SimpleDateFormat;
4 import java.text.DateFormat;
5 import java.util.Date;
6 import java.util.Random;
  public class RmiClient2 {
7
       private RmiClient2() {}
8
       public static void main(String args[]) {
9
           String host = (args.length < 1) ? null : args[0];</pre>
10
           try {
11
               Registry registry = LocateRegistry.getRegistry(host);
12
               RmiServerIntf stub = (RmiServerIntf) registry.lookup("RmiServerIntf");
13
               for(int i = 0; i < 1; i++){</pre>
14
                   Thread.sleep (1000);
15
                      String Time = MicroTimestamp.INSTANCE.get();
16
                     int id=2;
17
                     Random rand = new Random();
18
19
                      int X = rand.nextInt();
               System.out.println("!PROG: assert Client:"+id+":Data:"+X+":"+Time+":!");
20
               System.out.println("External Java Program is sending Assertion Data to
21
                         Tempura Client="+id+" Data="+X+" Timestamp="+Time);
22
23
               }
           } catch(Exception e) {
24
               System.err.println("Client exception: " + e.toString());
25
```

```
26
               e.printStackTrace();
27
           }
28
       }
           public enum MicroTimestamp {
29
                  INSTANCE ;
30
                 private long
                                             startDate ;
31
                 private long
                                             startNanoseconds ;
32
                 private SimpleDateFormat dateFormat ;
33
                 private MicroTimestamp() {
34
                      this.startDate = System.currentTimeMillis() ;
35
                      this.startNanoseconds = System.nanoTime() ;
36
                      this.dateFormat = new SimpleDateFormat("HH-mm-ss-SSS") ;
37
38
                  }
                 public String get() {
39
                      long microSeconds = (System.nanoTime() - this.startNanoseconds) / 1000 ;
40
                      long date = this.startDate + (microSeconds/1000) ;
41
                      return this.dateFormat.format(date) + String.format("%03d", microSeconds ...
42
                          % 1000) ;
43
                  }
             }
44
45 }
```

Listing D.6: Server Java Program

```
import java.rmi.registry.Registry;
```

2 import java.rmi.registry.LocateRegistry;

```
3 import java.rmi.RemoteException;
```

4 import java.rmi.server.UnicastRemoteObject;

```
5 import java.text.SimpleDateFormat;
```

```
6 import java.text.DateFormat;
```

```
7 import java.util.Date;
```

```
8 public class RmiServer implements RmiServerIntf {
```

```
9 static Integer x = 0;
```

```
10 public RmiServer() {}
```

```
11 public Integer getMessage() {
```

```
12 return x++;
```

```
13 }
```

```
public static void main(String args[]) {
14
           try {
15
               RmiServer obj = new RmiServer();
16
               RmiServerIntf stub = (RmiServerIntf) UnicastRemoteObject.exportObject(obj, 0);
17
               Registry registry = LocateRegistry.getRegistry();
18
               registry.rebind("RmiServerIntf",stub);
19
               System.err.println("Server ready");
20
           } catch (Exception e) {
21
               System.err.println("Server exception: " + e.toString());
22
               e.printStackTrace();
23
           }
24
25
       }
26 }
```

Listing D.7: Server Interface Java Program

- 1 import java.rmi.Remote;
- 2 import java.rmi.RemoteException;
- 3 public interface RmiServerIntf extends Remote {
- 4 public Integer getMessage() throws RemoteException;
- 5 }

Appendix E

Appendix E: MATLAB Code for Correctness Properties

Listing E.1: MATLAB Code for Memory Consistency Property

```
for c = [1 4 7 10 13 16 19 22 25 28]
9
       load AssertionData.txt
10
11
12
       State=AssertionData(c,1);
13
       Pid0=AssertionData(c,2);
14
15
       Pid1=AssertionData(c+1,2);
       Pid2=AssertionData(c+2,2);
16
17
       CacheP0=AssertionData(c,12);
18
       CacheP1=AssertionData(c+1,12);
19
       CacheP2=AssertionData(c+2,12);
20
21
22
       IndexP0=AssertionData(c,10);
       IndexP1=AssertionData(c+1,10);
23
       IndexP2=AssertionData(c+2,10);
24
25
       AddrMem=AssertionData(c,5);
26
27
       MemoryP0=AssertionData(c,13);
28
29
       MemoryP1=AssertionData(c+1,13);
       MemoryP2=AssertionData(c+2,13);
30
31
32
      switch c
       case 1
33
34
       f = 1;
       case 4
35
       f = 2;
36
       case 7
37
       f = 3;
38
39
       case 10
       f = 4;
40
       case 13
41
       f = 5;
42
       case 16
43
       f = 6;
44
       case 19
45
```

f = 7;

46

```
case 22
47
       f = 8;
48
       case 25
49
       f = 9;
50
       case 28
51
       f = 10;
52
53
      end
54
  figure(f);
55
          set(gcf, 'Position', [100, 100, 900, 700])
56
57
          subplot(2,3,1);
          plot(IndexP0,CacheP0,'b.','MarkerSize',20);
58
          grid on
59
           set(gca, 'XTick', 0:7)
60
           xlim([-1 7])
61
           ylim([-16 33])
62
          xlabel('Index')
63
64
          ylabel('Data')
                legend(['Cache[',num2str(IndexP0) ']=',num2str(CacheP0)])
65
          title("Cache of Pid "+Pid0+" at State "+State)
66
67
          subplot (2, 3, 2);
68
69
          plot(IndexP1,CacheP1,'g.','MarkerSize',20);
          grid on
70
           set(gca, 'XTick', 0:7)
71
           xlim([-1 7])
72
           ylim([-16 33])
73
          xlabel('Index')
74
          ylabel('Data')
75
                legend(['Cache[',num2str(IndexP1) ']=',num2str(CacheP1)])
76
          title("Cache of Pid "+Pid1+" at State "+State)
77
78
          subplot(2,3,3);
79
          plot(IndexP2,CacheP2,'r.','MarkerSize',20);
80
81
          grid on
           set(gca, 'XTick', 0:7)
82
           xlim([-1 7])
83
           ylim([-16 33])
84
```

```
xlabel('Index')
85
           ylabel('Data')
86
                 legend(['Cache[',num2str(IndexP2) ']=',num2str(CacheP2)])
87
           title("Cache of Pid "+Pid2+" at State "+State)
88
 89
           subplot(2,3,[4,6]);
90
           plot(AddrMem, MemoryP0, 'm.', 'MarkerSize', 20);
91
           grid on
92
            set(gca, 'XTick', 0:15)
93
            xlim([-0.5 15])
94
            ylim([-16 33])
95
           xlabel('Address')
96
           ylabel('Data')
97
                 legend(['Memory[',num2str(AddrMem) ']=',num2str(MemoryP0)])
98
           title("Main Memory at State "+State)
99
100
101
102
   end
103
   disp('Correctness Property 1: Memory Consistency is Done!')
```

Listing E.2: MATLAB Code for Cache Coherence Property

```
for c = [1 4 7 10 13 16 19 22 25 28]
104
        load AssertionData.txt
105
106
107
        State=AssertionData(c,1);
108
        Pid0=AssertionData(c,2);
109
        Pid1=AssertionData(c+1,2);
110
        Pid2=AssertionData(c+2,2);
111
112
        IndexP0=AssertionData(c,10);
113
114
        IndexP1=AssertionData(c+1,10);
        IndexP2=AssertionData(c+2,10);
115
116
        MSIP0=AssertionData(c,14);
117
        MSIP1=AssertionData(c+1,14);
118
```

```
MSIP2=AssertionData(c+2,14);
119
120
       switch c
121
        case 1
122
        f = 1;
123
        case 4
124
125
        f = 2;
        case 7
126
        f = 3;
127
        case 10
128
        f = 4;
129
        case 13
130
        f = 5;
131
132
        case 16
        f = 6;
133
        case 19
134
        f = 7;
135
        case 22
136
        f = 8;
137
        case 25
138
        f = 9;
139
        case 28
140
        f = 10;
141
142
       end
143
   figure(f);
144
             set(gcf, 'Position', [100, 100, 900, 700])
145
             subplot(3,1,1);
146
             C = [0 \ 0 \ 0];
147
             if MSIP0 == 1
148
149
             C = [1 \ 0 \ 0];
             elseif MSIP0 == 2
150
             C = [0 \ 0 \ 1];
151
             else
152
             C = [0 \ 1 \ 0];
153
154
             end
155
             plot(IndexP0,MSIP0,'color',C,'marker','.','MarkerSize',20);
156
             grid on
157
```

```
set(gca, 'XTick', 0:7)
158
                 set(gca, 'YTick', 0:4)
159
             xlim([-1 7])
160
             ylim([0 3.5])
161
             xlabel('Index')
162
             ylabel('MSI')
163
                 if MSIP0 == 1
164
             legend('Modified');
165
             elseif MSIP0 == 2
166
             legend('Shared');
167
             else
168
             legend('Invalid');
169
             end
170
171
             title("Coherence State of Cache Blocks of Processor "+Pid0+" at State "+State)
172
             subplot(3,1,2);
173
             C = [0 \ 0 \ 0];
174
             if MSIP1 == 1
175
             C = [1 \ 0 \ 0];
176
             elseif MSIP1 == 2
177
             C = [0 \ 0 \ 1];
178
179
             else
             C = [0 \ 1 \ 0];
180
181
             end
182
             plot(IndexP1,MSIP1,'color',C,'marker','.','MarkerSize',20);
183
             grid on
184
                 set(gca, 'XTick', 0:7)
185
                 set(gca, 'YTick', 0:4)
186
             xlim([-1 7])
187
             ylim([0 3.5])
188
             xlabel('Index')
189
             ylabel('MSI')
190
                 if MSIP1 == 1
191
             legend('Modified');
192
193
             elseif MSIP1 == 2
             legend('Shared');
194
             else
195
             legend('Invalid');
196
```

```
197
            end
                 title ("Coherence State of Cache Blocks of Processor "+Pid1+" at State "+State)
198
199
            subplot(3,1,3);
200
            C = [0 \ 0 \ 0];
201
            if MSIP2 == 1
202
            C = [1 \ 0 \ 0];
203
            elseif MSIP2 == 2
204
            C = [0 \ 0 \ 1];
205
            else
206
            C = [0 \ 1 \ 0];
207
208
            end
209
210
            plot(IndexP2,MSIP2,'color',C,'marker','.','MarkerSize',20);
            grid on
211
                 set(gca, 'XTick', 0:7)
212
                 set(gca, 'YTick', 0:4)
213
            xlim([-1 7])
214
            ylim([0 3.5])
215
            xlabel('Index')
216
            ylabel('MSI')
217
                 if MSIP2 == 1
218
            legend('Modified');
219
            elseif MSIP2 == 2
220
            legend('Shared');
221
            else
222
            legend('Invalid');
223
            end
224
            title("Coherence State of Cache Blocks of Processor "+Pid2+" at State "+State)
225
226
227
228 end
229 disp('Correctness Property 2: Cache Coherence is Done!')
```