ON A BLOCK FLOATING POINT IMPLEMENTATION OF AN INTRUSION-DETECTION ALGORITHM

by

ROBERT JOSEPH FOGLER

B.S., Kansas State University, 1977

A MASTER'S THESIS

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Electrical Engineering

KANSAS STATE UNIVERSITY Manhattan, Kansas

1979

Approved by:

Noir ahund

Major Professor

Spec_ Poll. LD 2668 .T4 1979 F63 C.2

> To my loving parents, without whose encouragement this work would not have been possible.

TABLE OF CONTENTS

Chapter						Page
I. INTRODUCTION	•	•••		•		1
II. ADAPTIVE LATTICE PREDICTOR	•	••		•		3
III. ADAPTIVE THRESHOLD DETECTOR				•	•	12
IV. BLOCK FLOATING POINT NOTATION			•		•	15
A. NOTATIONAL DEFINITION	•					15
B. EQUIVALENT FORMATS AND THE NORMALIZED FORM			•	•		17
C. ALIGNED FORMATS	•			•		18
D. ARITHMETIC OPERATIONS		• •	•			19
1. Clipping			•			19
2. Arithmetic Shifts			•		•	20
3. Addition and Subtraction		• •	•			21
4. Multiplication and Rounding		• •	•			23
5. Division		• •				25
6. Multiplication and Division by Integr	er					27
	•	•••	'	•	•	29
7. Implementation-dependent Formats	•	• •	•	·	•	20
V. MICROPROCESSOR IMPLEMENTATION	•	• •	٠	·	·	31
A. HARDWARE	•	•••	•		•	31
B. SOFTWARE	•	• •	•	•	•	34
C. EXPERIMENTAL RESULTS	•	• •	•	•	•	35
VI. CONCLUDING REMARKS	•	•••	•			37
REFERENCES				•		38
ACKNOW LEDGMENTS						40

APPENDICES

- A. A Block Floating Point Format Tutorial Program
- B. Intrusion-Detection Algorithm Source Listing

CHAPTER I

INTRODUCTION

The use of adaptive prediction to improve the performance of perimeter sensors for intrusion-detection was introduced in [1]. Such sensors are buried cables, typically 100 meters in length, deployed about an area containing a resource to be protected, as depicted in Fig. 1. The response of a sensor to a given stimulus depends upon the nature as well as the proximity of the source. Such sensors not only respond to intruder stimuli, but also a variety of other sources causing poor signal-to-noise ratios. Examples of such noise sources are shown in Fig. 2.

Adaptive prediction is employed since the ambient noise is nonstationary, or at best, stationary on a short-term basis. Conversely, intruder signals are transients whose spectra are broadband and relatively "white" over the passband of interest--i.e., 0-4 Hz. Hence they pass through the adaptive predictor essentially unchanged. Since the predictor strives to decorrelate the input noise, most of the correlated components are removed, resulting in a substantial reduction of noise power at the output. Thus, the signal-to-noise ratio at the output for an intruder signal embedded in noise is greatly improved.

From the above discussion it follows that the overall problem of detecting an intruder is equivalent to that of detecting a random signal in white noise. The solution to this problem is well-known for the case of stationary signals [2,3]. An approximation is employed since the signal of interest may be stationary only in the short-term. To this end, an adaptive threshold detector (ATD) is used which processes the predictor output and generates a "1" if an intruder is present, or a "0" if an intruder is not present.

The adaptive predictor is implemented as a lattice structure (ALP) because it has superior convergence properties to that of transversal filter structures, (due to the successive orthogonalization of the prediction error and the decoupling of the filter coefficients (weights) at each lattice stage [5,6].) Moreover, the lattice structure exhibits a lower sensitivity to roundoff noise [4] as is the case with limited precision implementations.

The ALP-ATD combination, heretofore referred to as the intrusiondetection algorithm, is shown in Fig. 3.

-2-



CHAPTER II

ADAPTIVE LATTICE PREDICTOR

An important concept related to the lattice filter structure is the notion of "forward" and "backward" prediction [6].

Given the input sequence x(n-1), x(n-2),...x(n-N), forward prediction implies that the current input sample x(n) is to be predicted. If $\hat{x}(n)$ denotes a linear estimate of x(n), then

$$\hat{x}(n) = -[d_{1,N}x(n-1) + d_{2,N}x(n-2) + ... + d_{N,N}x(n-N)]$$
 (1)

where the $d_{i,N}$ are the forward prediction coefficients of an N-weight linear predictor. The corresponding prediction error is given by

$$e_N(n) = x(n) + d_N^T x_n$$
. (2)

The d_{i N} are computed so as to minimize the mean-squared error from

$$\nabla_{d_{1,N}} E[e_N^2(n)] = 0,$$
 (3)

which leads to

$$E[x(n)x_n] = E[x_nx_n^T]d_N.$$
⁽⁴⁾

If the process is wide-sense stationary one can denote $E[x(n)\,x_n^{}]$ by $r_N^{}$ and $E[x_nx_n^T]$ by $R_N^{}$ and obtain

 $r_{N} = -R_{N}d_{N}$ (5)

where

$$r_{N}^{T} = [R_{XX}(1) R_{XX}(2) R_{XX}(3) \dots R_{XX}(N)]$$
 (6)

and

$$R_{N} = \begin{bmatrix} R_{XX}(0) & R_{XX}(1) & R_{XX}(2) & \dots & R_{XX}(N-1) \\ R_{XX}(1) & R_{XX}(0) & R_{XX}(1) & \dots & R_{XX}(N-2) \\ \vdots & \vdots & \vdots \\ R_{XX}(N-1) & R_{XX}(N-2) & \dots & \dots & R_{XX}(0) \end{bmatrix}.$$
(7)

It is observed that the autocorrelation matrix $\boldsymbol{R}_{\!_{\boldsymbol{N}}}$ is Toeplitz.

In backward prediction, given the same input sequence, a past input sample x(n-N-1) is to be predicted. If $\hat{x}(n-N-1)$ denotes an estimate of that sample, then

$$\hat{x}(n-N-1) = -[c_{1,N}x(n-1) + c_{2,N}x(n-2) + \dots + c_{N,N}x(n-N)]$$
(8)

where the $c_{i,N}$ are the backward prediction coefficients of an N-weight linear predictor. The corresponding prediction error is given by

$$w_{N}(n) = x(n-N-1) + c_{N}^{T}x_{n}$$
(9)

Again, computing the $\mathbf{c}_{i\,,\,N}$ so as to minimize the mean-squared error leads to

$$s_{N} = -R_{N}c_{N}$$
(10)

where

$$s_N^T = [R_{XX}(N) R_{XX}(N-1) R_{XX}(N-2) \dots R_{XX}(1)]$$
 (11)

and R_N is given by (7).

Observing that \boldsymbol{s}_N and \boldsymbol{r}_N are related by

$$s_{i,N} = r_{N+1-i,N}$$
, (12)

from (5) and (10) it is apparent that

$$c_{i,N} = d_{N+1-i,N}$$
, $i=1,2,...N$. (13)

From the above discussion it follows that the forward prediction coefficients for an N+1 weight predictor can be obtained from

$$\mathbf{r}_{N+1} = -\mathbf{R}_{N+1}\mathbf{d}_{N+1}.$$
(14)

The above matrices can be partitioned [9] as follows:

$$\begin{bmatrix} R_{xx(1)} \\ R_{xx}(2) \\ \vdots \\ \frac{R_{xx}(N)}{R_{xx}(N+1)} \end{bmatrix} = - \begin{bmatrix} R_{xx(0)} & R_{xx(1)} & R_{xx(2)} & \dots & R_{xx(N-1)} & R_{xx(N)} \\ R_{xx(1)} & R_{xx(0)} & R_{xx(1)} & \dots & R_{xx(N-2)} & R_{xx(N-1)} \\ \vdots \\ R_{xx(N-1)} & R_{xx(N-1)} & R_{xx(N-2)} & R_{xx(N-2)} & R_{xx(1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-2)} & R_{xx(N-2)} & R_{xx(0)} \\ R_{xx(N-1)} & R_{xx(N-1)} & R_{xx(N-2)} & R_{xx(N-2)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-2)} & R_{xx(N-2)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-2)} & R_{xx(N-2)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N)} & R_{xx(N)} \\ R_{xx(N)} & R_{xx(N)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N)} & R_{xx(N-1)} & R_{xx(N-1)} \\ R_{xx(N-1)} & R_{xx(N-1)} & R_{xx(N-1)}$$

It is apparent that the above expression can be written as

$$\begin{bmatrix} \mathbf{T}_{N} \\ \overline{\mathbf{R}_{\text{ext}}(N+1)} \end{bmatrix} = -\begin{bmatrix} \mathbf{R}_{N} & | & \mathbf{S}_{N} \\ \mathbf{S}_{N} & | & \mathbf{R}_{\text{xxt}}(0) \end{bmatrix} \mathbf{d}_{N+1}.$$
(15)

From matrix bordering [10,11], the following can be obtained:

$$\mathbf{d}_{\mathbf{N}+1} = -\begin{bmatrix} \beta_{11} & \beta_{12} \\ \beta_{21} & \beta_{22} \end{bmatrix} \begin{bmatrix} \mathbf{r}_{\mathbf{N}} \\ \overline{\mathbf{R}}_{\mathbf{xx}} & (\overline{\mathbf{N}}+\overline{\mathbf{I}}) \end{bmatrix}$$
(16)

where

$$\begin{split} \beta_{11} &= R_N^{-1} + \frac{R_N^{-1} s_N s_N^T R_N^{-1}}{\xi} , \\ \beta_{12} &= -\frac{R_N^{-1} s_N}{\xi} , \\ \beta_{21} &= -\frac{s_N^T R_N^{-1}}{\xi} , \\ \beta_{22} &= \frac{1}{\xi} , \\ \xi &= Rxx(0) - s_N^T R_N^{-1} s_N . \end{split}$$

and

Now, (16) can be expressed as

$$\mathbf{d}_{N+1} = - \begin{bmatrix} \mathbf{R}_{N}^{-1} & \mathbf{0} \\ \mathbf{0} & \mathbf{0} & \mathbf{0} \end{bmatrix} \begin{bmatrix} \mathbf{r}_{N} \\ \mathbf{R}_{xx}^{-}(N+1) \end{bmatrix} - \frac{1}{\xi} \begin{bmatrix} \mathbf{R}_{N}^{-1} & \mathbf{s}_{N} & \mathbf{s}_{N}^{-1} \\ \mathbf{R}_{N}^{-1} & \mathbf{R}_{N}^{-1} \end{bmatrix} \begin{bmatrix} \mathbf{r}_{N} \\ \mathbf{R}_{xx}^{-}(N+1) \end{bmatrix}$$

which leads to

$$d_{N+1} = -\left[\frac{R_N^{-1} r_N}{0}\right] - \frac{1}{\xi} \left[\frac{R_N^{-1} s_N s_N^T R_N^{-1} r_N^{+1} - R_N^{-1} s_N R_N^{-(N+1)}}{-s_N^T R_N^{-1} r_N + R_{XX}^{-(N+1)}}\right] .$$
(17)

From (5) and (10), the above expression reduces to

$$d_{N+1} = \begin{bmatrix} \frac{d_N}{0} \end{bmatrix} - \frac{1}{\xi} \begin{bmatrix} -\frac{c_N}{s_N^T} \frac{s_N^T}{d_N} + \frac{c_N}{s_X} \frac{R}{s_X} \frac{(N+1)}{(N+1)} \\ -\frac{c_N}{s_N^T} \frac{d_N}{d_N} + \frac{R}{s_X} \frac{(N+1)}{N} \end{bmatrix}$$
(18)

where $R_{xx}^{(N+1)} - s_N^T d_N^N$ is a scalar. Letting

$$K_{N+1} = \frac{R_{xx}(N+1) - s_N^T d_N}{\xi}$$

(18) reduces to

$$\mathbf{d}_{N+1} = \begin{bmatrix} \mathbf{d}_{N} \\ -\overline{\mathbf{0}} \end{bmatrix} - \mathbf{K}_{N+1} \begin{bmatrix} \mathbf{c}_{N} \\ -\overline{\mathbf{1}} \end{bmatrix}$$
(19)

-7-

Thus, it follows that

$$d_{i,N+1} = d_{i,N} - K_{N+1} c_{i,N}$$
, $i=1,2,...N$ (20)

and from (13),

$$d_{i,N+1} = d_{i,N} - K_{N+1} d_{N+1-i,N}$$
, $i=1,2,...N$ (21)

In the z-transform domain,

$$D_{N+1}(z) = D_N(z) - K_{N+1}C_N(z)$$
 (22)

$$D_{N+1}(z^{-1}) = D_N(z^{-1}) - K_{N+1}z^{N+1}D_N(z)$$
(23)

where
$$D_N(z) = \sum_{i=0}^{N} d_{i,N} z^{-i}$$
 with $d_{0,N} = 1$ (24)

and
$$C_N(z) = \sum_{i=1}^{N+1} c_{i,N} z^{-i}$$
 with $c_{N+1,N}^{-1}$. (25)

Again, from (13) we have

$$C_N(z) = z^{-(N+1)} D_N(z^{-1}).$$
 (26)

The forward and backward prediction errors are respectively,

$$E_N(z) = X(z)D_N(z)$$
(27)

$$W_N(z) = X(z) C_N(z).$$
 (28)

Substitution of (27) into (22) yields .

$$E_{N+1}(z) = E_N(z) - K_{N+1}W_N(z)$$

and

ŝ

and

$$e_{N+1}(n) = e_N(n) - K_{N+1} W_N(n)$$
. (29)

Now, from (28) and (26),

$$W_{N+1}(z) = X(z) [z^{-(N+2)} D_{N+1}(z^{-1})]$$
(30)

Substitution of (30) into (23) results in

 $W_{N+1}(z) = z^{-1}[W_N(z) - K_{N+1}E_N(z)]$

$$\begin{split} & \mathbb{M}_{N+1}(z) = z^{-(N+2)} \left[\mathbb{D}_{N}(z^{-1}) - \mathbb{K}_{N+1} z^{(N+1)} \mathbb{D}_{N}(z) \right] X(z) \\ & = z^{-1} \left[\mathbb{C}_{N}(z) - \mathbb{K}_{N+1} \mathbb{D}_{N}(z) \right] X(z) \end{split}$$

which leads to

or

$$w_{N+1}(n+1) = w_N(n) - K_{N+1}e_N(n).$$
 (31)

For notational convenience an auxiliary backward prediction error $\widehat{w}_{N+1}(n)$ is defined as

$$\widehat{w}_{N+1}(n) = \widehat{w}_{N+1}(n-1) - K_{N+1}e_n(n).$$
 (32)

From (29) and (32) the following difference equations describe the lattice predictor shown in Fig. 4.

$$\begin{aligned} \mathbf{x}(\mathbf{n}) &= \mathbf{e}_{0}(\mathbf{n}) = \hat{w}_{0}(\mathbf{n}) \\ \mathbf{e}_{\ell}(\mathbf{n}) &= \mathbf{e}_{\ell-1}(\mathbf{n}) - K_{\ell} \hat{w}_{\ell-1}(\mathbf{n}-1) \\ \hat{w}_{\ell}(\mathbf{n}) &= \hat{w}_{\ell-1}(\mathbf{n}-1) - K_{\ell} \hat{e}_{\ell-1}(\mathbf{n}) , \quad \ell = 1, 2, \dots N. \end{aligned}$$
(33)

and

The above lattice structure can be made adaptive using several strategies [5-8] which yield time-varying methods for computing the lattice



Fig. 4. One-step delay lattice predictor.

weights $K_{\hat{L}}$ by minimizing the mean-squared prediction error. The method of steepest descent [5,6] is employed here since it involves only scalar operations and therefore keeps the computational burden to a minimum.

If the total prediction error is denoted by

$$s_{\ell}^{2}(n) = e_{\ell}^{2}(n) + \hat{w}_{\ell}^{2}(n)$$
, (34)

the lattice weights K_{ρ} are updated by

$$K_{\ell}(n+1) = K_{\ell}(n) - \hat{\mu} \frac{\partial s_{\ell}^{2}(n)}{\partial K_{\ell}(n)}$$
 (35)

where $K_{\ell}(n)$ denotes the value of K_{ℓ} at time n, and $\hat{\mu}$ is a convergence parameter. From (34)

$$\frac{\partial s_{\ell}^{2}(n)}{\partial K_{\ell}(n)} = 2 e_{\ell}(n) \frac{\partial e_{\ell}(n)}{\partial K_{\ell}(n)} + 2 \hat{w}_{\ell}(n) \frac{\partial \hat{w}_{\ell}(n)}{\partial K_{\ell}(n)} .$$
(36)

Additionally, (33) implies that

and

$$\frac{\partial e_{\ell}(n)}{\partial K_{\ell}(n)} = -\hat{w}_{\ell-1}(n-1)$$

$$\frac{\partial w_{\ell}(n)}{\partial K_{\ell}(n)} = -e_{\ell-1}(n).$$
(37)

Substitution of (36) and (37) in (35) leads to

$$K_{\ell}(n+1) = K_{\ell}(n) + 2\hat{\mu}[e_{\ell}(n)\hat{w}_{\ell-1}(n-1) + \hat{w}_{\ell}(n)e_{\ell-1}(n)]$$
(38)

As discussed in [6], due to the successive orthogonalization and decoupling properties of the lattice structure, the convergence parameter ρ can be computed independently at each lattice stage. Moreover, the power in the forward and backward prediction error sequences decreases with each successive stage. Thus, if σ_{ℓ}^2 denotes the power estimate at the ℓ -th stage, it can be updated [5] using the relation

$$\sigma_{\ell}^{2}(n) = \beta \sigma_{\ell}^{2}(n-1) + (1-\beta) \left[e_{\ell}^{2}(n) + \hat{w}_{\ell}^{2}(n-1)\right]$$
(39)

where $|\hat{\beta}| < 1$ is a smoothing parameter. Thus the normalized convergence parameter $\hat{\mu}$ assumes the form $\frac{\alpha}{\sigma^2(n)}$ where α is a constant, and the equation for updating the lattice coefficients becomes

$$K_{\ell}(n+1) = K_{\ell}(n) + \frac{\alpha}{\sigma_{\ell}^{2}(n)} \left[e_{\ell}(n) \hat{w}_{\ell-1}(n-1) + \hat{w}_{\ell}(n) e_{\ell-1}(n) \right].$$
(40)

(In practice, the above relation must be slightly modified to account for two problems. The first concerns the case when the power estimate σ_{ℓ}^2 is very small. Thus, division by σ_{ℓ}^2 in (40) could cause the algorithm to become unstable. This condition can be avoided by not updating the lattice) coefficients if

$$\left(\sigma_{\ell}^{2}(n) < \varepsilon\right)$$
 (41)

where ε is a small positive constant.

A second problem involves a desensitization of the predictor over the long-term as demonstrated for Widrow's LMS (least-mean-square) predictor in [12,13]. This effect is referred to as the no-pass phenomenon. It occurs when the predictor with sufficient number of coefficients first adapts to higher levels in the input, decorrelating it as much as possible. It then adapts to very low-level signal components. As such it tends to create an overall transfer function which is close to zero over a significant portion of the passband. It is this condition which eliminates noise as well as intruder stimuli. Solutions to this problem are given in [13], one of which involves a slightly modified form of the LMS algorithm. A corresponding modification can be made to the lattice predictor as follows:

$$K_{\ell}(n+1) = uK_{\ell}(n) + \frac{\alpha}{\sigma_{\ell}^{2}(n)} \left[e_{\ell}(n) \hat{w}_{\ell-1}(n-1) + \hat{w}_{\ell}(n) e_{\ell-1}(n) \right]$$
(42)

where u is a constant arbitrarily close to 1.

In summary, to account for both the problems cited above, (40) can be expressed as

$$K_{\ell}(n+1) = u K_{\ell}(n) + \frac{\alpha \delta}{\sigma_{\ell}^{2}(n)} \left[e_{\ell}(n) \hat{w}_{\ell-1}(n-1) + \hat{w}_{\ell}(n) e_{\ell-1}(n) \right]$$
(43)

where $\delta = 0$ if $\sigma_{\ell}^2(n) < \varepsilon$

and $\delta = 1$ if $\sigma_{\ell}^2(n) \ge \varepsilon$

CHAPTER III

ADAPTIVE THRESHOLD DETECTOR (ATD)

Since the ALP tends to remove the correlated components from input noise while passing the broadband and relatively "white" intruder signals, the ATD need only be capable of detecting intruder signals in essentially white noise.

Thus, we make the following assumptions:

- 1) Noise and intruder sequences have zero mean.
- 2) Both sequences have Gaussian distributions.

Successive noise and intruder samples are uncorrelated.
 Then, an optimum decision rule [2] can be obtained.

Let σ_s^2 and σ_n^2 denote intruder and noise variances respectively, and e_j denote the predictor output at time j. Then the conditional probability density function given that no intruder is present, and the conditional probability density function given that an intruder is present, are respectively

$$f(e_j|0) = \frac{1}{\sqrt{2\pi}\sigma_n} e^{-e_j^2/2\sigma_n^2}, e_j = n_j$$

and

$$f(e_j|1) = \frac{1}{\sqrt{2\pi}\sigma} e^{-e_j^2/2\sigma^2}$$
, $e_j = n_j + s_j$

(1)

where $\sigma^2 = \sigma_s^2 + \sigma_n^2$.

Using a likelihood ratio approach, the decision that an intruder is present in M samples is given by

$$\sum_{j=1}^{M} \ell n \quad \frac{f(\mathbf{e}_{j}|1)}{f(\mathbf{e}_{j}|0)} \geq K_{1}$$

$$\tag{2}$$

where K_1 is a constant. Substitution of (1) in (2) leads to

$$M\ell n \begin{pmatrix} \sigma_n \\ \sigma \end{pmatrix} + \frac{1}{2} \begin{bmatrix} 1 \\ \sigma_n^2 \\ -\sigma^2 \end{bmatrix} \sum_{j=1}^{M} e_j^2 \ge K_1.$$
(3)

Since $\sigma^2 = \sigma_s^2 + \sigma_n^2$, (3) can be rewritten as

$$\sum_{j=1}^{M} e_j^2 \ge 2 \sigma_n^2 \left[1 + \frac{\sigma_n^2}{\sigma_s^2} \right] \left[\kappa_1 + \frac{M}{2} \ln \frac{\sigma_s^2}{\sigma_n^2} \right].$$
(4)

Note that σ_n^2/σ_s^2 is the noise-to-signal ratio at the output of the predictor. If σ_n^2/σ_s^2 is assumed to be much less than 1, then (4) becomes

$$\sum_{j=1}^{M} e_{j}^{2} \ge 2\sigma_{n}^{2} \left[K_{1} + \frac{M}{2} \ell n \left\{ \frac{\sigma_{s}^{2}}{\sigma_{n}^{2}} \right\} \right]$$
(5)

or,

$$\frac{1}{M}\sum_{j=1}^{M}e_{j}^{2} \ge \kappa_{2}\sigma_{n}^{2}$$
(6)

where

$$K_2 = \frac{2K_1}{M} + \ln \left\{ \frac{\sigma_s^2}{\sigma_n^2} \right\}.$$

Thus from (6), the optimum decision rule is to declare that an intruder is present if the variance of the predictor output sequence over a M-sample interval is greater than or equal to a fraction of the noise variance. In practice, however, the noise may only be stationary on a short-term basis. Moreover, the assumptions given above may only be approximately correct. Thus, a suboptimum decision rule is adopted, declaring that an intruder is present if

$$\frac{1}{M}\sum_{i=1}^{M} e_{j-i+1}^{2} \ge \frac{K}{L}\sum_{i=1}^{L} e_{j-i-D}^{2} + 0$$
(7)

where K and Θ are constants,

 $\frac{1}{M}\sum_{i=1}^{M}e_{j-i+1}^2$ is an estimate of the ALP output at time j,

and

$$\frac{1}{L} \sum_{j=1}^L e_{j-i-D}^2$$
 denotes the corresponding noise variance which is

estimated D samples in the past, (see Fig. 5). The delay term D is introduced to minimize the error in the noise variance estimate due to the possible presence of an intruder signal. The above decision rule is referred to as the ATD algorithm.



-14a-

CHAPTER IV

BLOCK FLOATING POINT NOTATION

Intrusion-detection algorithms have been implemented in the past [1,14] using a block floating point notation similar to that described in [15]. The basic idea is to represent numbers in the form (P/Q), where P indicates the number of integer bits, including sign, to the left of the binary point; Q indicates the number of bits of fraction to the right of the binary point such that P + Q always equals the word length. This construct allows one to keep track of the position of the binary point through arithmetic operations via a simple set of rules [14,15].

This notation has three basic limitations. First, it does not describe and therefore cannot avert the condition of arithmetic overflow. Secondly, it does not describe the degree of resolution obtainable from an arithmetic operation on two numbers which have fewer significant bits than the word length. This again implies that an underflow can not be described. Finally, it cannot conveniently represent numbers of magnitude greater than 2^{N-1} -1 or less than 2^{-N+1} where N is the word length.

In an attempt to improve upon the limitations discussed above, an alternate block floating point notation has been developed [16].

A. Notational Definition

Numbers are represented in the form +(S/I/F)E, where:

S is the number of sign bits; I is the number of (integer) significant bits to the left of the binary point; F is the number of (fraction) bits to the right of the binary point, and E is the power-of-two exponent.

Additionally, since one may have a priori knowledge of the sign of a number, the following convention is adopted: If a number is positive, a "+" is prefixed to the above representation. Similarly, if a number is known to be negative, a "-" is prefixed. If the sign of a number is not known, there is no prefix. Further, N is defined to be the word length upon which an operator acts, typically equal to or a multiple of the machine word length. The above notation is referred to as the <u>block floating-point</u> (BFP) format.

A number is said to have a valid format if the following conditions are satisfied:

- 1) The number of sign bits S must be in the range 1<S<N-1.
- 2) The number of integer bits I must be in the range O<I<N-1.
- 3) The number of fraction bits F must be in the range OFFN-1.
- 4) The power-of-two exponent E must be an integer.
- 5) S + I + F must be < N.
- 6) I + F must be > 1.

Some examples of valid formats are given in Table 1 for a 16 bit word length. Note that if the exponent is zero it is omitted.

TABLE 1. Examples of 16 bit representations.	•
--	---

Format	Representation			
(1/0/15)	S.FFF	FFFF	FFFF	FFFF
+(2/3/8)	0011	I.FFF	FFFF	F000
-(6/3/0)	1111	1111	1.000	0000
(4/0/7)-3	S.SSS	FFFF	FFFO	0000

Table 2 contains examples of invalid formats and gives the rule which is violated, for the case N = 16.

Format	Rule violated
(5/-2/6)	I must be in the range $(0 \le 1 \le N-1)$
+(1/5/12)	$S + I + F$ must be $\leq N$
(0/2/8)	S must be in the range (1 <s<n-1)< th=""></s<n-1)<>
(3/0/0)	I + F must be > = 1

TABLE 2. Examples of rule violations.

Note that the third entry in Table 2 describes the condition of arithmetic overflow, and the fourth entry describes the condition of arithmetic underflow.

B. Equivalent Formats and the Normalized Form

In the format description given above, a number can have more than one representation. For example, the format +(1/0/15) is equivalent to +(1/2/13)-2, since the binary point is located one bit from the left in the binary word in both instances, and the number of significant bits is the same. Moreover, the sign is known to be positive in both cases from the "+" prefix.

Thus, if X denotes the sign prefix, which may be "+", "-" or 0, where 0 indicates that the sign of the number is unknown, two formats are said to be equivalent if

X1 = X2 S1 = S2 I1 + F1 = I2 + F2S1 + I1 + E1 = S2 + I2 + E2 Equivalence of formats suggests a normalized form in which the binary exponent E is minimized in absolute magnitude so as to maintain a valid and equivalent format. The rules for normalizing a format are as follows:

```
CASE: E1 = 0 (Format is already normalized)

CASE: E1>0

X2 = X1

S2 = S1

F2 = MAX (0,F1 - E1)

I2 = I1 + F1 - F2

E2 = E1 + I1 - F2

CASE: E1<0

X2 = X1

S2 = S1

I2 = MAX (0, I1 + E1)

F2 + F1 + I1 - I2

E2 + E1 + I1 - I2
```

where the function MAX selects the largest member of the function list, e.g. MAX (-3,1,2) = 2.

Examples of the normalized form for the case N = 16 are given in Table 3.

Equivalent format	Normalized form	
(3/4/5)-3	(3/1/8)	
(3/2/6)-3	(3/0/8)-1	
(2/4/7) 3	(2/7/4)	
(3/4/2) 3	(3/6/0) 1	

TABLE 3. Normalized form examples.

C. Aligned Formats

In order to perform addition or subtraction of blocked floating point numbers, the binary points of the operands must be aligned within the machine word; i.e.,

S1 + I1 + E1 = S2 + I2 + E2.

Note that equivalent formats are in fact aligned but include an additional constraint in that the precision must be the same. Thus aligned formats are not necessarily equivalent.

Formats are aligned by shifting operands arithmetically left or right where, in general, a right arithmetic shift propagates copies of the sign bit into the most-significant bit of the high-order machine word. On the other hand, left arithmetic shift propagates zeroes into the least-significant bit of the low-order word. The choice of shifting operands left or right for the purpose of alignment of the binary point can be answered by the following queries:

- Will a left shift cause overflow (S = 0)?
- Will a right shift cause the loss of a significant bit, or even underflow (F = 0, I = 0)?

D. Arithmetic Operations

1. <u>Clipping</u>. It is sometimes useful to limit the magnitude of a number to a maximum value $2^{L}-1$, L an integer, setting that number equal to the limit if exceeded. This allows one to perform operations on the number such as addition or subtraction without concern for overflow. In terms of the BFP format, a number is said to be clipped by M bits if the result is limited in amplitude so as to have a format which contains at least M + 1 sign bits. M is restricted to the range $0 \le M \le 1 + F-1$ to prevent underflow. The rules for format clipping are the following.

```
X2 = X1

S2 = MAX(S1, M+1)

I2 = MAX(0,II + S1 - S2)

F2 = F1 + S1 + I1 - S2 - I2

E2 = E1 + F2 - F1
```

Some examples are given in Table 5.

М	Operand	Result
3	-(5/0/10)	-(5/0/10)
3	(1/5/9)-6	(4/2/9) -6
4	(1/2/8)	(5/0/6)-2

TABLE 5. Some format clipping examples.

We note that the results are not necessarily in normal form.

 <u>Arithmetic Shifts</u>. Such shifts can serve two functions. They can be used to align formats for subsequent arithmetic operations, or they can be used to multiply or divide numbers by integer powers of two. This last case is discussed in a later section.

For notational convenience, left and right arithmetic shifts are treated separately.

The number of left arithmetic shifts M is restricted to the range $0 \le M \le -1$ where S is the number of sign bits in the operand, in order to avoid the condition of arithmetic overflow. The rules for left arithmetic shifts are the following.

X2 = X1 S2 = S1-M I2 = I1 F2 = F1E2 = E1

For the right arithmetic shifts, the number of shifts M is restricted to the range $0\leq M\leq N$ -Sl-1, where N is the word length. The rules for right arithmetic shifts are the following

```
X2 = X1

S2 = S1 + M

F2 + MAX (0, MIN(N-M-S1-I1, F1))

I2 = MIN (I1, N-M-S1)

E2 = E1 + I1 - I2.
```

Some examples for N = 16 are shown in Table 5.

Direction	М	Operand	Result
L	2	(3/2/7)4	(1/2/7)4
L	1	(2/0/14)	(1/0/14)
R	3	(1/5/1)	(4/5/1)
R	3	(1/1/13)	(4/1/11)
R	3	(1/13/1)	(4/12/0)1

TABLE 5. Examples of right arithmetic shifts.

Note that the resulting format is not necessarily in normal form.

 <u>Addition and Subtraction</u>. In order for addition or subtraction to be performed on two operands, the binary points must be aligned; i.e.,

S1 + I1 + E1 = S2 + I2 + E2.

There is a further restriction in that for addition, if the operands for addition and subtraction are not known to have the same sign, then both operands must have at least two sign bits to avoid the condition of arithmetic overflow. The rules for addition and subtraction fall under two cases: CASE 1 Addition: operands have opposite sign $(X2 = -X1 \neq 0)$.

Subtraction: operands have same sign $(X2 = X1 \neq 0)$.

It is convenient to compute the intermediate quantities

T1 = MAX (S1-S2,0) T2 = MAX (S2-S1,0) U1 = MIN (I1+F1+T1, MAX (I1+E1+T1,0)) U2 = MIN (I2+F2+T2, MAX (I2+E2+T2,0)) and obtain

X3 = 0 S3 = MIN (S1,S2) I3 = MAX (U1,U2) E3 = S1 + I1 + E1 - S3 - I3 F3 = MAX (F1 - E1 + E3, F2 - E2 + E3).

CASE 2 Addition: signs of operands are unknown or have same sign.

Subtraction: signs of operands are unknown or have opposite sign.

Again, the intermediate quantities can be computed as follows:

T1 = MAX (S1-S2,0)T2 = MAX (S2-S1,0)U1 = MIN (I1 + F1 + T1, MAX (I1 + E1 + T1, 0)) U2 = MIN (I2 + F2 + T2, MAX (I2 + E2 + T2, 0)) These results yield IF X1 = X2 THEN X3 = X1 ELSE X3 = 0 S3 = MIN (S1,S2)-1I3 = MAX (U1,U2)E3 = S1 + I1 + E1 - S3 - I3 F3 = MAX (F1 - E1 + E3, F2 - E2 + E3).

Some examples are included in Table 6.

TABLE 6. Examples relate	d to	addition	and	subtraction.
--------------------------	------	----------	-----	--------------

Addition		Subtraction
(+)	$\begin{array}{c} (2/0/11) \\ (2/0/12) \\ \hline (1/1/12) \end{array}$	$(-) \qquad \begin{array}{c} (2/0/11) \\ (2/0/12) \\ (1/1/12) \end{array}$
(+)	$\begin{array}{r} -(2/2/6) & 10 \\ +(4/1/8) & 9 \\ \hline (2/11/0)1 \end{array}$	$\begin{array}{c} -(2/2/6) \ 10 \\ +(4/1/8) \ 9 \\ \hline -(1/12/0) \ 1 \end{array}$
(+)	$ \begin{array}{r} -(2/2/6)-5 \\ (4/1/8)-6 \\ \hline (1/0/12)-2 \end{array} $	$(-) \frac{-(2/2/6) - 5}{(4/1/8) - 6} \\ (1/0/12) - 2$

We note that each result is always in normal form.

4. <u>Multiplication and Rounding</u>. Due to variations in computer hardware, the result of a multiplication can assume several forms. The hardware configuration which appears to be the most prevalent is the one in which the product of the largest positive integer that can be stored in a N-bit word, times itself, yields a 2-N bit result which contains two sign bits to the left. Any form of multiplication which does not yield this result is considered special purpose and is not discussed here.

Rules for the multiplication of formats are quite straightforward with one exception. If both the multiplier and the multiplicand exactly equal the largest possible negative integer that can be stored in the given word length N, (e.g., 8000 hexadecimal for the case N=16), the result is totally accurate, but possesses only one sign bit. Every other possible combination of values for the multiplier and multiplicand yields a result which contains at least two sign bits. In order to maintain a consistent set of rules for the multiplication of formats, the special case given above is disallowed. Thus, the rules for multiplication are

```
S3 = S1 + S2

I3 = I1 + I2

F3 = F1 + F2

E3 = E1 + E2,
```

where the sign of the result (X3) can be obtained from Table 7.

X1	X2	Х3
0 0 + + - -	0 + - 0 + - 0 +	0 0 0 + - 0 -

TABLE 7. Related to rules for multiplication.

Again, X = 0 indicates that the sign of the operand is not known. Some examples are as follows:

(x)	$\frac{(1/0/15)}{(1/0/15)}$ $\frac{(2/0/30)}{(2/0/30)}$	(x)	(3/2/7) 3 - $(2/0/5) - 1$ - $(5/2/12) 2$
(x)	+(2/2/11) (1/0/9)-1 (3/2/20)-1	(x)	-(4/5/7)1 -(2/5/9)-1 +(6/10/16)

Note that the resultant format is of double-word length and is not necessarily in normal form.

It is often desirable to round the double-word result of a multiplication to a N-bit format. Since a product is guaranteed to contain at least two sign bits, a double-word left arithmetic shift is typically performed before rounding to minimize any loss of precision, without concern for arithmetic overflow. One may however wish to perform arithmetic operations such as addition and subtraction on the double-word product before rounding. The choice of rounding before or after an arithmetic operation is made based upon a tradeoff between speed of execution and the desired precision. Rounding usually becomes necessary before an operand is to be used in a subsequent multiplication.

At the machine level, a 2N-bit operand is rounded to N-bits by incrementing the high-order word if the most significant bit of the low-order word is a 1. Only the high-order word is retained. This operation has two problem cases. First, if the operand is of sufficiently small magnitude that after rounding, the result contains no significant information, underflow has occurred. Secondly, if the high-order word of the operand exactly equals the largest positive integer which can be represented in N bits, (e.g., 7FFF hexadecimal for the case N = 16), and the most significant bit of the loworder word is a 1, overflow will occur. Thus, in the rounding of formats,

-24-

these cases must not be allowed.

Given the above restrictions, the rules for rounding formats are the following:

X2 = X1 S2 = S1 I2 = MIN (I1, N-S1) F2 = MAX (0, MIN (N-S1-I1, F1+I1-I2)) E2 = E1+I1-I2.

Some examples are given in Table 8 for the case 2N = 32.

Operand	Result	
+(1/1/1)	+(1/1/1)	
(1/1/30)	(1/1/14)	
(1/30/1)	(1/15/0)15	
(15/2/7)	(15/1/0)1	

TABLE 8. Examples related to rounding.

5. <u>Division</u>. Due to variations in computer hardware, the result of a division can assume several forms. The hardware configuration which appears to be the most prevalent is one which obeys the following: a double-word length dividend, divided by a single-word divisor yields a single word quotient and remainder. The sign of the remainder is the same as that of the dividend. Arithmetic overflow occurs if the magnitude of the divisor is less than the magnitude of the high-order word of the dividend. Any hardware configuration which does not adhere to these criteria is considered specialpurpose and is not discussed here.

Division is a difficult operation to perform due to the persistent problem of arithmetic overflow. One must always ensure that the divisor is of sufficiently large magnitude and that the dividend is of sufficiently small magnitude as to prevent the overflow condition. Some relief can be obtained, however, if the divisor is a known constant. In this instance, one can prevent overflow by guaranteeing that the dividend has more sign bits than the divisor. This method has the advantage that it is quite easy to implement. However, it has a disadvantage in that it disallows division with a dividend having a magnitude in the range $\{| \text{divisor} | + 1 \}$ to $\{| \text{divisor} | x 2 - 1 \}$, a condition which would not actually cause overflow. The result is a wasted loss of precision caused by shifting the dividend to the right a sufficient number of bits to prevent overflow to the nearest integer power of 2. Thus, if the divisor is exactly a multiple of 2, checking the number of sign bits in the dividend is optimum. In this case, however, one may wish to perform the division with arithmetic shifts, a technique discussed in a later section.

Assuming the dividend (operand 1) has a 2-N bit format, the divisor (operand 2) has a N-bit format, and noting the above restrictions concerning overflow, the rules for format division for the quotient (operand 3) and the remainder (operand 4) are respectively:

```
S3 = S1-S2
I3 = MAX (0, I1-I2)
F3 = N-S3-I3
E3 - E1-E2+I1-I2-I3
```

where the sign of the quotient can be obtained from Table 9.

X1	X2	Х3
0 0 0 + +	0 + - 0 +	0 0 0 0
+ - -	- 0 + -	- 0 - +

TABLE 9. Related to rules for division.

Again,

X4 = X1 S4 = 1 I4 = 0 F4 = N-1E4 = S1+I1+E1-N-1.

Example:

 $+(3/3/16)5 \pm -(2/0/14)6 = -(1/3/12)-1$ rem. +(1/0/15)-6Note that the remainder is in normal form but the quotient is not.

6. <u>Multiplication and division by integer powers of 2</u>. Arithmetic shifts are performed either to align the binary point for a subsequent operation as discussed previously, or to scale an operand by an integer power of 2. In the latter case, left arithmetic shifts could be considered as multiplications and right arithmetic shifts as division, by positive integer powers of 2. For notational convenience, multiplication and division are treated separately.

In multiplication, M is restricted to the range $0 \le M \le -1$, where S is the number of sign bits in the operand format, in order to avoid overflow. The rules for power-of-two multiplication of formats are the following:

> X2 = X1 S2 = S1-M I2 = MIN (I1+F1, I1+M) F2 = MAX (0, F1+I1-I2) E2 = E1+I1-I2+M.

Some examples are given in Table 10.

TABLE	10.	Examples	of	multiplication.
-------	-----	----------	----	-----------------

м	Operand	Result
2	+(3/0/10)	+(1/2/8)
3	(4/0/12)-2	(1/3/9)-2

-27-

It should be mentioned that summations of numbers having the same formats, over a block of length L (which is an integer power of 2) yield a resultant format which is identical to that of multiplication of an equivalent format by $\log_2(L)$ powers of 2.

Example:

$$+(4/0/12)x2^3 = +(1/3/9) = \sum_{j=1}^{8} + (4/0/12).$$

For division, M is restricted to the range 0 $M \le N$ -S-1 where N is the word length and S is the number of sign bits in the operand. The rules for power-of-two division of formats are the following:

> X2 = X1 S2 = S1 + M I2 = MAX (0, I1-M) F2 = MAX (0, MIN(F1+I1-I2, N-S2-I2)) E2 = E1+I1-I2-M.

Some examples are given in Table 11.

TABLE 11. Examples related to division.

М	Operand	Result
2	+(3/0/10)	+(5/0/10)-2
3	(4/0/12)-2	(7/0/9)-5

Note that for both multiplication and division, the resultant formats are not in normal form.

7. <u>Implementation-dependent formats</u>. There exist sequences of arithmetic operations in which the choice of implementation can disguise the format of the final result. For example, consider a moving window summation whose window length is a multiple of 2. Then at each iteration a summation is computed over the window, a previous value is discarded and a new value is read. This sequence of operations can be implemented in several ways, two of which are given below in a high-level computer pseudo-language.

Implementation 1.

DECLARE X(8)	1
POINTER = 1	2
DO UNTIL ENDFILE	3
READ X(POINTER)	4
SUM = 0	5
DO I = 1 TO 8	6
SUM = SUM + X(I)	7
ENDLOOP	8
WRITE SUM	9
POINTER = MOD(POINTER, 8)+1	10
ENDLOOP	11
STOP	12

Implementation 2.

DECLARE X(8)	1
DO I = 1 TO 8	2
X(I) = 0	3
ENDLOOP	4
POINTER = 1	5
SUM = 0	6
DO UNTIL ENDFILE	7
READ NEWVALUE	8
SUM = SUM-X(POINTER)+NEWVALUE	9
WRITE SUM	10
X(POINTER) = NEWVALUE	11
POINTER = MOD(POINTER, 8)+1	12
ENDLOOP	13

If each element of the array X is assumed to have format (4/0/12), then from implementation 1 (statements 5 through 8), the format of SUM is (1/3/12) by inspection. This format is not obvious from implementation 2 since according to the format rules for addition and subtraction, statement 9 cannot be computed repetitively without overflow. The key to solving this dilemma lies in the knowledge that each NEWVALUE is actually subtracted from SUM after some delay as an X(I).

A proposed solution to this problem is to introduce the notion of an implementation-dependent format, denoted by \pm [S/I/F]E where the parentheses
have been replaced by square brackets. This construct is used only as a documentation aid and should not propagate through a program listing. That is, if a number has an implementation-dependent format [S/I/F]E at a particular stage in a sequence of arithmetic operations, its format in subsequent operations should be (S/I/F)E.

CHAPTER V

MICROPROCESSOR IMPLEMENTATION

A. Hardware

A microprocessor-based intrusion-detection algorithm test system was designed and constructed using two Texas Instruments 990 series development systems which feature the TMS 9900, a 16-bit NMOS microprocessor. Both processors were mounted in separate TM990-510 four-slot card cages powered by Kepco RMT 001-A switching supplies, and operate fully independently. The two card cages and power supplies are located in a 12 inch high rack-mounted drawer shown in Fig. 6.

Each 990 system contains four main items which are summarized in a tabular form below.

Manufacturer	Item	Description
Texas Instruments	TM990-100M	CPU, memory, and I/O board
Texas Instruments	TM990-201	Memory expansion board
Analogic	ANDS 1001	A/D converter subsystem
Analogic	ANDS 2001-4	D/A converter subsystem

<u>CPU board</u>. The 990-100M board can accommodate up to 512 words of RAM and 4K words of EPROM memory. It contains two interval timers, 16 bits of parallel I/O, and a serial interface for EIA or TTY operation. An operating monitor called TIBUG is also provided which allows the user to modify memory and execute programs from a terminal. An optional line-by-line



assembler was incorporated in the test system to allow convenient modification of programs in the field.

System Memory. All IC sockets on the TM990-201 memory expansion board were populated which yielded 8K words of EPROM and 4K words of RAM. EPROM was mapped from memory addresses 2000 to 5FFF hexadecimal and RAM was mapped from A000 to BFFF hexadecimal.

<u>Analog I/0</u>. Analog-to-digital (A/D) conversion on input is performed by an Analogic ANDS 1001 subsystem which provides 16 single-ended or 8 true differential channels with up to 12 bits of resolution. This board can be configured for either sign-magnitude or two's complement representations and can operate as an I/O device or in memory-mapped mode.

Digital-to-analog (D/A) conversion on output is performed by an Analogic ANDS 2001-4 D/A subsystem which provides 4 channels with up to 12 bits of resolution. It as well can be configured for either sign-magnitude or two's complement representations and can output in several voltage ranges.

These boards were configured for the test system as summarized below. ANDS 1001 A/D:

- · + 5 volts full scale
- · 2's complement representation
- · 12 bit resolution
- · Memory-mapped mode
- · CRU base address 03E0 hexadecimal
- · Memory base address E000 hexadecimal
- · Sequential channel addressing

ANDS 2001 D/A:

- + 5 volts full scale
- · 2's complement representation

- 12 bit resolution
- · Memory base address E100 hexadecimal
- · Sequential channel addressing

<u>Terminal Interface</u>. Each TI processor is interfaced to a Digital Equipment Corporation LSI-11 minicomputer which acts as a host allowing the user to communicate with any of the microprocessor systems from one terminal. Further, the LSI-11, running with floppy disks, allows TI object code programs to be loaded and stored from disk via the TIBUG paper tape load and dump routines. Finally, a processor reset feature, incorporated in the test system interface, allows the user to reset any of the processors independently under software control.

B. Software

The intrusion-detection algorithm was implemented in a dual channel configuration, that is, two algorithms per processor. Since the TI9900 is capable of executing both channels quite easily at the sampling frequency of 8 sps, modularity was stressed rather than execution speed. Further, all arithmetic operations were coded using the block floating point notation detailed in the previous chapter.

Both the adaptive lattice predictor and the adaptive threshold detector were implemented as subroutines capable of servicing two algorithm channels. This was accomplished by accessing all arrays and variables via displacements relative to a single address pointer. Thus each time a routine is invoked, a pointer is initialized which specifies the algorithm channel. A similar technique was employed for the predictor and detector initialization routines. Input to the ADP is obtained from a subroutine which reads data samples from the A/D converter. The A/D channel number is passed as an argument which allows the same routine to service more than one algorithm. The ATD output, which is either "0" or "1", is passed to an output subroutine which pulses a hardware I/O select line corresponding to an alarm channel, if the ATD output is "1", indicating that an intruder is present. A D/A converter output subroutine is also provided to output intermediate quantities such as the ALP error for the purpose of monitoring algorithm performance in detail.

Algorithm timing is accomplished by one of the real-time clocks provided on the TM990-100M CPU board. Each clock functions as an interval timer which decrements an internal clock register at a rate of 1/64th the system clock frequency, and causes an interrupt when the register decrements to zero. Thus, with the interval timer programmed to interrupt every 0.125 seconds, the intrusion-detection algorithm operates at 8 Hertz.

The timer interrupt service routine which calls the ALP, the ATD, the attendant I/0, and the support routines, constitutes the main program shell as depicted in Fig. 7. A source listing for the intrusion-detection algorithm is given in Appendix B.

C. Experimental Results

A data sequence consisting of intruder signals embedded in noise caused by a nearby train was processed by the ALP-ATD combination. The resulting ALP and ATD outputs were recorded. The results are shown in Fig. 8.

The upper trace shows the input data sequence which contains five intruder crossings, indicated by the symbol "⁴". The corresponding ALP

- 35-



Fig. 7. Flowchart representation of intrusion-detection algorithm.





-35b-

output shown in the center trace indicates an apparent increase in the signalto-noise ratio. More notably, a burst of noise which occurs after 200 seconds and having an amplitude at least as great as the last intruder crossing, is very effectively removed. This is reinforced by the output of the ATD which detected the five intruder crossings but did not generate a false alarm on the noise burst.

CHAPTER VI

CONCLUDING REMARKS

The feasibility of implementing an intrusion-detection algorithm using an ALP on a 16-bit microprocessor using block floating point arithmetic was demonstrated. The author feels that the ALP-ATD combination may prove useful in medical instrumentation, radar tracking, and a variety of other signal processing applications. Moreover, the block floating point notation described in Chapter IV may be a forebear to a language for digital signal processors.

Future efforts in the area of signal processing will concern experimentation with alternate lattice structures and the exploitation of frequency information in the detection algorithm.

REFERENCES

- N. Ahmed, R.J. Fogler, D.L. Soldan, G.R. Elliott, and N.A. Bourgeois, "On an Intrusion-Detection Approach Via Adaptive Prediction," IEEE Trans. Aerospace and Electronic Systems, May 1979, pp. 430-436.
- [2] M. Schwartz and L. Shaw, <u>Signal Processing: Discrete Spectral Analysis</u>, Detection, and Estimation, McGraw-Hill, 1975, pp. 260-263.
- [3] A. Papoulis, Signal Analysis, McGraw-Hill, New York, N.Y., 1977.
- [4] J.D. Markel and A.H. Gray, Jr., "Roundoff noise characteristics of a class of orthogonal polynomial structures," IEEE Trans. Acoust., Speech. and Sig. Proc., ASSP-23, Oct. 1975, pp. 473-486.
- [5] L.J. Griffiths, "An adaptive lattice structure for noise-cancelling applications," Proc. ICASSP, Apr. 1978, Tulsa, OK., pp. 87-90.
- [6] L.J. Griffiths, "A continuously-adaptive filter implemented as a lattice structure," Proc. ICASSP, May 1977, Hartford, CT., pp. 683-686.
- [7] J. Makhoul, "A class of all-zero lattice digital filters: Properties and applications," IEEE Trans. Acoust., Speech, and Sig. Proc., ASSP-26, Aug. 1978, pp. 304-314.
- [8] J. Makhoul, "Stable and efficient lattice methods for linear prediction," IEEE Trans. Acoust., Speech, and Sig. Proc., ASSP-25, pp. 423-428.
- [9] N. Ahmed and R.J. Fogler, "On an adaptive lattice predictor and a related application," to be published in <u>IEEE Circuits and Systems</u> Magazine, Dec. 1979.
- [10] V.N. Faddeeva, <u>Computational Methods of Linear Algebra</u>, Dover Publications, 1959, pp. 111-117.
- [11] D.K. Faddeev and V.N. Faddeeva, <u>Computational Methods of Linear</u> Algebra, W.H. Freeman and Co., 1963, pp. 168-171.
- [12] N. Ahmed, G.R. Elliot, and S.D. Stearns, "Long-term instability problems in adaptive noise cancellers," Sandia Laboratories, Technical Report No. SAND 78-1032, Aug. 1978; available from the National Technical Information Service, S285 Port Royal Road, Springfield, VA. 22161.
- [13] N. Ahmed, G.R. Elliot, and S.D. Stearns, "Long-term stability considerations of adaptive predictors," Proc. 12th Asilomar Conf. on Circuits and Systems, Asilomar, CA., Nov. 1978, pp. 180-183.

- [14] N.A. Bourgeois, Jr., "Data acquisition and test system software," Technical Report - No. SAND 78-1972, March 1979, pp. 21-36.
- [15] D.D. McCracken, <u>Digital Computer Programming</u>, John Wiley and Sons, New York, N.Y., <u>March 1963</u>.
- [16] J.E. Simpson and R.J. Fogler, "A block floating notation for digital signal processes," to be published in a Sandia Laboratories technical report.

ACKNOWLEDGMENTS

The author would like to thank the Sandia Laboratories, Albuquerque, N.M. for providing the financial support, data, and computing facilities used in connection with this thesis. The assistance and encouragement given by Jim Simpson who originated the Block Floating Point notation, Glenn Elliot, Nick Bourgeois, and Dick Wayne of Sandia Laboratories, is gratefully acknowledged.

The author would also like to express his appreciation to Dr. Donald R. Hummels and Dr. J. David Logan for serving as graduate committee members and for sharing their knowledge and experience. A special thanks is extended to my major advisor, Dr. Nasir Ahmed whose teachings both in and out of the classroom have been of immeasurable value.

APPENDIX A

A Block Floating Point Format

Tutorial Program

PROGRAM FORMAT

```
C BLOCK FLOATING POINT TUTORIAL PROGRAM
C
C JOE FUGLER 08/21/79
C REV. 01.00 08/23/79
C
      LOGICAL*1 INSTR(81), SPACE
      DATA INSTR(81). SPACE /0. ' '/
      EQUIVALENCE (INSTR(1), RSTR)
      INTEGER X.S.I.F.E
      COMMON /WSIZE/ NW, NBW, N
     FORMAT(' ENTER MACHINE WORD SIZE: ',s)
    2 FURMAT('OCOMMAND: '.S)
    3 FORMAT(BOA1)
    4 FORMAT('ULIST OF COMMANDS:'//
     * 1
         HELP
                TYPES OUT THE LIST OF COMMANDS!/
     * 1
                 TERMINATES THE FORMAT PROGRAM'/
         QUIT
     # 1
         SIZE
                 CHANGES THE MACHINE WORD SIZE'/
     #1
         FOU
                 DETERMINES IF FORMATS ARE EQUIVALENT'/
     * 1
         NORM
                 COMPUTES NORMALIZED FORMAT'/
     * 1
                 DETERMINES IF TWO FORMATS ARE ALIGNED'Z
         ALIG
     * *
         CLIP
                 CLIPS A FORMAT!/
     * 1
         ASHL
                 LEFT ARITHMETIC SHIFT'/
     * 1
         ASHR
                 RIGHT ARITHMETIC SHIFT'/
     * 1
                 ADDITION OF FURMATS'/
         ADD
     * 1
         SUB
                 SUBTRACTION OF FORMATS'/
     #1
         HPY
                MULTIPLICATION OF FORMATS!/
     # 1
         DIV
                 DIVISION OF FORMATS'/
     * 1
         MPY2
                MULTIPLICATION BY POWERS OF 21/
     * 1
         D1V2
                DIVISION BY POWERS OF 21/
     * 1
         RVD
                 ROUND A FORMATIZE
      TYPE 4
  100 TYPE 1
      ACCEPT *.NBW
      NW = 1
      N = NW+NBW
  110 TYPE 2
      ACCEPT 3, (INSTR(J), J=1,80)
      IF (RSTR.E3.'ASHL') CALL ASHL
      IF (RSTR.EQ.'ASHR') CALL ASHR
      IF (RSTR.EQ.'MPY2') CALL MPY2
      IF (RSTR.EQ.'DIV2') CALL DIV2
      IF (INSTR(4).NE. 2') INSTR(4) = SPACE
      IF (RSTR.EQ. 'HEL ') TYPE 4
      IF (RSIR.EQ.'QUI ') GO TO 120
      IF (RSTR.EQ.'SIZ ') GO TO 100
         (RSTR.EQ.'EQU ') CALL EQV
      1F
      IF (RSTR.EQ. 'NOR ') CALL NORM
      IF (RSTR.EQ.'ALI ') CALL ALIGN
         (RSTR.EQ.'CLI ') CALL CLIP
      1 F
      IF (RSTR.EG. 'ADD ') CALL ADD
      IF (RSTR.EQ.'SUB ') CALL SUB
         (RSTR.EQ. MPY ') CALL MPY
      IF.
      IF (RSTR.EQ.'DIV ') CALL DIV
      IF (RSTR.EJ. 'RND ') CALL ROUND
      GO TO 110
  120 STOP 'PROGRAM TERMINATED'
      END
```

```
SUBROUTINE EQV
      INTEGER X1, S1, I1, F1, E1
      INTEGER X2, S2, I2, F2, E2
С
C ROUTINE TO TEST EQUIVALENCE OF FORMATS
C
C JOE FOGLER
             08/22/79
C REV. 01.00 08/23/79
C
    1 FORMAT(' EQU: ENTER THE FORMATS:')
    2 FORMAT(' FORMATS ARE EQUIVALENT')
   .3 FORMAT(' FORMATS ARE NOT EQUIVALENT')
С
      TYPE 1
      CALL GET(X1,S1,I1,F1,E1)
      CALL GET(X2, S2, 12, F2, E2)
C
      IF (S1.NE.S2) GU TO 100
      IF (11+F1.NE.12+F2) GO TO 100
      1F (S1+I1+E1.NE.S2+I2+E2) GO TO 100
      IF (X1.NE.X2) GD TO 100
      TYPE 2
      GO 10 110
  100 TYPE 3
  110 RETURN
      END
```

SUBROUTINE NORM INTEGER X1, S1, I1, F1, E1 INFEGER X2, S2, 12, F2, E2 С C ROUTINE TO NORMALIZE TWO FORMATS С C JOE FOGLER 08/22/79 C REV. 01.00 08/23/79 С 1 FORMAT(' NORM: ENTER THE FORMAT') С TYPE 1 CALL GET(X1, S1, 11, F1, E1) С CALL NORML(X1,S1,I1,F1,E1) C CALL PUT(X1,S1,11,F1,E1) RETURN END

```
SUBROUTINE NORML(X1, S1, 11, F1, E1)
       INFEGER X1, S1, 11, F1, E1
       INTEGER X2, 52, 12, F2, E2
C
č
  NORMALIZATION SUPPORT SUBROUTINE
č
C JOE FOGLER
C REV. 01.00
                08/22/79
                08/23/79
č
C
      IF (E1.EQ.0) GU TU 110
С
      IF (E1.LT.0) GO TO 100
C
      F2 = MAX0(0,F1-E1)
      I2 = I1 + F1 - F2
      E1 = E1 + I1 - I2
      11 = 12
      F1 = F2
      GU TO 110
C
  100 I2 = MAX0(0, I1+E1)
      F2 = 11 + F1 - 12
      E1 = E1 + I1 - I2
      I1 = I2
      F1 = F2
C
  110 PETURN
      END
```

```
SUBROUTINE ALIGN
      INTEGER X1, S1, 11, F1, E1
      INTEGER X2,S2,I2,F2,E2
C ROUFINE TO NORMALIZE TWO FORMATS
C
C JOE FOGLER
              08/22/79
C REV. 01.00
               08/23/79
C
    1 FORMAT(' ALIG: ENTER THE FORMATS')
    2 FORMAT(' ARG ', I1, ' EXCEEDS ARG ', I1, ' BY ', 12, ' PUWERS OF 2')
    3 FORMAT(' FORMATS ARE ALIGNED')
С
      TYPE 1
      CALL GET(X1, S1, I1, F1, E1)
      CALL GET(X2.S2.12.F2.E2)
C
      J1 = S1 + I1 + E1
      J2 = S2 + I2 + E2
      IF (J1.EQ.J2) TYPE 3
      IF (J1.GF.J2) TYPE 2,1,2,J1-J2
      1F (J1.LT.J2) TYPE 2,2,1,J2-J1
C
      RETURN
```

END

```
SUBROUTINE CLIP
      INTEGER X1, S1, I1, F1, E1
      INTEGER X2, S2, I2, F2, E2
С
C ROUTINE TO CLIP A FORMAT
С
C JOE FOGLER 08/22/79
C REV. 01.00
              08/23/79
С
    1 FURMAT(' CLIP: HOW MANY BITS? ',s)
    2 FORMAT(' 1 <= NBITS <= ',I1)
C
      TYPE 1
      ACCEPT *,M
      CALL GET(X1, S1, 11, F1, E1)
C
      J1 = S1 + I1 + F1 - 1
      IF (M.LT.1 .OR. M.GT.J1) GO TO 100
      X2 = X1
      S2 = MAX0(S1,M+1)
      I2 = MAX0(0, I1+S1-S2)
      F2 = F1 + S1 + I1 - S2 - I2
      E2 = E1 + F2 - F1
      CALL NORML(X2,S2,12,F2,E2)
      CALL PUT(X2, S2, 12, F2, E2)
      GO TU 120
  100 TYPE 2.J1
  120 REIURN
      END
```

```
SUBRUUTINE ASHL
      INTEGER X1, S1, I1, F1, E1
      INTEGER X2, S2, 12, 52, E2
С
C ROUFINE TO LEFT SHIFT A FORMAT
С
C JOE FOGLER 08/22/79
C REV. 01.00
              08/23/79
С
    1 FORMAT(' ASHL: HOW MANY BITS? ',s)
    2 FORMAT(' ', 12, ' SHIFTS WILL CAUSE OVERFLOW')
С
      TYPE 1
      ACCEPT *,M
      IF (M.LT.1) GO TO 120
      CALL GET(X1,S1,I1,F1,E1)
C
      IF (M.GT.S1-1) GO TO 100
      X_2 = X_1
      S2 = S1 - 4
      12 = I1
      F2 = F1
      E2 = E1
      CALL NURML(X2,S2,I2,F2,E2)
      CALL PUT(X2, 52, 12, F2, E2)
      GD TU 120
  100 TYPE 2,M
  120 RETURN
      END
```

```
SUBROUTINE ASHR
      COMMON /WSIZE/ NN.NBW.N
      INTEGER X1, S1, I1, F1, E1
      INTEGER X2.52.12.F2.E2
C
C ROUTINE TO RIGHT SHIFT A FORMAT
C
C JOE FUGLER 08/22/79
C REV. 01.00
                08/23/79
C
    1 FORMAT( ' ASHR: HOW MANY BITS? ',s)
    2 FURMAT(' ', I2, ' SHIFTS WILL CAUSE UNDERFLOW')
С
      TYPE 1
      ACCEPT *, M
      IF (M.L.F.1) GO TO 120
      CALL GET(X1, S1, I1, F1, E1)
С
      IF (M.GE.N-S1) GO TO 100
      X2 = X1
      S2 = S1 + M
      F2 = MAX0(0, MINO(N-N-S1-I1, F1))
      I2 = MINO(I1, N-M-S1)
      E2 = E1 + I1 - I2
С
      CALL NORML(X2, S2, I2, F2, E2)
      CALL PUT(X2, 52, 12, F2, E2)
      GO TU 120
  100 TYPE 2,M
  120 RETURN
```

END

```
A-9
      SUBROUTINE ADD
      INTEGER X1, S1, I1, F1, E1, T1, U1
      INTEGER X2, S2, 12, F2, E2, T2, U2
      INTEGER X3.S3.I3.F3.E3
 ROUTINE TO ADD TWO FORMATS
C
C JOE FOGLER
                08/22/79
C REV. 01.00
                08/23/79
C
    1 FORMAT( ! ADD: COMPUTES ARG1 + ARG2 !)
    2 FORMAT(' FORMATS ARE NUT ALIGNED')
    3 FORMAT(' OVERFLOW POSSIBLE')
C
      TYPE 1
      CALL GET(X1, S1, I1, F1, E1)
      CALL GET(X2,S2,I2,F2,E2)
      IF (S1+I1+E1 .NE. S2+I2+E2) GO TO 120
      \Gamma 1 = MAX0(S1-S2.0)
      T2 = 4AX0(S2-S1,0)
      IF (X1.EQ.0) GC TO 100
      IF (X1.NE.-X2) GO TO 100
C
 ARGUMENTS HAVE OPPOSITE EXPLICIT SIGNS
C
      IF (S1.LT.1 .OR. S2.LT.1) GO TO 130
С
      U1 = MINO(I1+F1+T1, MAXO(I1+E1+T1,0))
      U2 = MINU(12+F2+T2, MAX0(12+E2+T2,0))
      X3 = 0
      S3 = MINO(S1, S2)
      I3 = MAX0(01,02)
      E3 = S1 + I1 + E1 - S3 - I3
      F3 = MAXU(F1 - E1 + E3, F2 - E2 + E3)
      GO FO 110
 ARGUMENTS DO NOT HAVE OPPOSITE EXPLICIT SIGNS
C
C
  100 IF (S1.LT.2 .OR. S2.LT.2) GO TO 130
C
      U1 = MINO(I1+F1+F1+1,MAXO(I1+E1+T1+1,0))
      U2 = M1NO(I2+F2+T2+1, MAXO(I2+E2+T2+1, 0))
      X3 = 0
      IF (X1.EQ.X2) X3 = X1
      S3 = MINO(S1, S2) - 1
      I3 = MAXO(U1, U2)
      E3 = S1 + I1 + E1 - S3 - I3
      F3 = 4AXO(F1-E1+E3,F2-E2+E3)
C
  110 CALL PUT(X3,S3,I3,F3,E3)
      GU TU 140
  120 TYPE 2
      GU TU 140
  130 1YPE 3
  140 REFURN
      END
```

```
SUBROUTINE SUB
      INTEGER X1, S1, I1, F1, E1, T1, U1
      INTEGER X2, 52, 12, F2, E2, T2, U2
      INFEGER X3.53.13.F3.E3
C
C
  ROUTINE TO SUB IND FORMATS
C
C JDE FOGLER 08/22/79
С
  REV. 01.00
               08/23/79
    1 FORMAT(' SUB: COMPUTES ARG1 - ARG2')
    2 FURMAT( ' FORMATS ARE NOT ALIGNED ')
    3 FORMATC' OVERHEAW POSSIBLE'1
C
      TYPE 1
      CALL GET(X1,S1,I1,F1,E1)
      CALL GET(X2, S2, I2, F2, E2)
      IF (S1+I1+E1 .NE. S2+I2+E2) GO TO 120
      T1 = MAX0(S1-S2,0)
      T2 = MAX0(S2-S1.0)
С
      LF (AL.EQ.0) GU TO 100
      IF (X1.NE.X2) GO TO 100
C
C
  ARGUMENTS HAVE SAME EXPLICIT SIGNS
      IF (S1.LT.1 .UR. S2.LT.1) GO TO 130
      U1 = MINO(I1+F1+T1, MAXO(I1+E1+T1, 0))
      U2 = mInO(12+F2+12, MAXO(12+E2+T2, 0))
      x_{3} = 0
      S3 = MINO(S1, S2)
      I3 = MAXO(U1,U2)
      E3 = S1 + I1 + E1 - S3 - I3
      F3 = MAXO(F1 - E1 + E3.F2 - E2 + E3)
      GO LO 110
C
  ARGUMENTS DO NOT HAVE SAME EXPLICIT SIGNS
C
  100 IF (S1.LT.2 .OR. S2.LT.2) GO TO 130
      U1 = 4INO(11+F1+F1+1, MAXO(I1+E1+T1+1,0))
      U2 = AINO(I2+F2+T2+1, MAXO(I2+E2+T2+1, 0))
      X3 = 0
      IF (X1.EQ.X2) X3 = X1
      S3 = MINO(S1, S2) - 1
      I3 = MAXO(U1, U2)
      E3 = S1 + I1 + E1 - S3 - I3
      F3 = \exists A x 0 (F1 = E1 + E3, F2 = E2 + E3)
  110 CALL PUT(X3,S3,I3,F3,E3)
      GO TO 140
  120 TYPE 2
      GO TO 140
  130 TYPE 3
  140 RETURN
      END
```

```
SUBROUTINE MPY
       COMMON /WSIZE/ NW, NBW, N
       INTEGER X1, S1, 11, F1, E1, T1, U1
       INTEGER X2, S2, 12, F2, E2, T2, U2
       INTEGER X3, S3, I3, F3, E3
 C
 C ROUTINE TO MULTIPLY TWO FORMATS
 С
 C JOE FOGLER
                 08/22/79
 C REV. 01.00
                08/23/79
 C
     1 FORMAT(' MPY: COMPUTES ARG1 X ARG2')
     2 FURMAT(' WURD SIZE IS NOW ', I3, ' BITS')
     3 FORMAT(' WARNING -- BOTH CANNOT BE LARGEST NEGATIVE NUMBER')
 C
       TYPE 1
       CALL GET(X1,S1,11,F1,E1)
       CALL GET(X2, S2, 12, F2, E2)
 C
       X3 = 0
       IF (X1.EG.0 .OR. X2.EQ.0) GD TO 100
       IF (X1.EQ.X2) X3 = 1
       IF (X1.NE.X2) X3 = -1
 С
   100 S3 = S1 + S2
       13 = 11 + 12
       F3 = F1 + F2
       E3 = E1 + E2
       CALL NORML(X3,S3,I3,F3,E3)
       CALL PUT(X3.S3.I3.F3.E3)
       IF (S1.EQ.1.AND.S2.EQ.1.AND.X1.NE.1.AND.X2.NE.1) TYPE 3
C
       NN = 2
       N = NBN*NW
       FYPE 2.N
C
       RETURN
       END
```

```
SUBROUTINE DIV
      CUMMON /WSIZE/ NW.NBW.N
      INTEGER X1, S1, I1, F1, E1, T1, U1
      1NTEGER X2, S2, 12, F2, E2, T2, U2
      INTEGER X3, S3, I3, F3, E3
C
C ROUTINE TO DIVIDE TWO FORMATS
C
C JUE FOGLER
                08/22/79
C REV. 01.00
               08/23/79
C
    1 FORMAT(' DIV: COMPUTES ARG1 / ARG2')
    2 FORMAT( ' OVERFLOW POSSIBLE')
    3 FORMAT(' WORD SIZE IS NOW ', I3, ' BITS')
    4 FORMAT( ' WARNING - OVERFLOW CONDITIONS MUST BE CHECKED')
C
      TYPE 1
      N = 2+NBW
      CALL GET(X1,S1,I1,F1,E1)
      NW = 1
      N = NW+WBW
      CALL GET(X2, S2, I2, F2, E2)
      1F (S1.LE.S2) GO TO 120
С
      X3 = 0
      IF (X1.EQ.0 .OR. X2.EW.0) GO TO 100
      1F (X1.EG.X2) X3 = 1
      IF (X1, VE, X2) X3 = -1
C
  100 \ S3 = S1 - S2
     I3 = MAXO(0, 11 - I2)
      F3 = + - S3 - I3
      E3 = E1 - E2 + I1 - I2 - I3
     CALL NURML(X3,S3,I3,F3,E3)
      CALL PUT(X3,S3,I3,F3,E3)
      TYPE 4
      TYPE 3,N
      GO TO 130
C
  120 TYPE 2
  130 RETURN
      END
```

```
SUBROUTINE MPY2
      COMMON /WSIZE/ NW, NBW, N
      INTEGER X1, S1, I1, F1, E1
      INTEGER X2, S2, I2, F2, E2
C
C ROUTINE TO MULTIPLY A FORMAT
C BY AN INTEGER POWER OF 2.
C
C
               08/22/79
  JOE FOGLER
C REV. 01.00 08/23/79
C
    1 FORMAT(' MPY2: HOW MANY POWERS OF 2? ',s)
    2 FORMAT(' ARG X 2**', I2, ' WILL CAUSE OVERFLOW')
С
      TYPE 1
      ACCEPT *,M
      1F (M.LT.1) GO TO 120
      CALL GET(X1,S1,I1,F1,E1)
C
      IF (M.GT.S1-1) GO TO 100
       x_{2} = x_{1}
      S2 = S1 - M
       I2 = HINO(I1+F1, [1+M])
       F_2 = \exists A x O(0, F_1 + I_1 - I_2)
       E2 = E1 + I1 - I2 + M
С
      CALL NURML(X2, S2, 12, F2, L2)
      CALL PUT(X2, S2, I2, F2, E2)
       GO 10 120
C
  100 TYPE 2, d
  120 RETURN
```

END

```
SUBROUTINE DIV2
      COMMON /WSIZE/ NN,NBW,N
      INTEGER X1, S1, I1, F1, E1
      INTEGER X2, S2, 12, F2, L2
С
C ROUTINE TU DIVIDE A FORMAT
C BY AN INTEGER POWER OF 2.
С
C JOE FOGLER 08/22/79
C REV. 01.00 08/23/79
    1 FORMAT(' DIV2: HOW MANY POWERS OF 2? ',S)
    2 FORMAT(' ARG / 2**', 12, ' WILL CAUSE UNDERFLUW')
C
      TYPE 1
      ACCEPT *,M
      1r (M.LT.1) GU TO 120
      CALL GEI(X1,S1,I1,F1,E1)
С
      IF (M.GE.N-S1) GO TO 100
      x_2 = x_1
      S2 = S1 + M
      12 = MAX0(0,11-M)
      F2 = M4X0(0, MINO(F1+I1-I2, N-S2-I2))
      E2 = E1 + I1 - I2 - M
С
      CALL NORMU(X2, S2, 12, F2, E2)
      CALL PUT(X2, S2, 12, F2, E2)
      GO TO 120
С
  100 TYPE 2.M
  120 RETURN
```

END

```
SUBRUUTINE ROUND
      COMMON /WSIZE/ MW, NEW, N
      INTEGER X1, S1, I1, F1, E1
      INTEGER X2, S2, 12, F2, 62
C
C RUUTINE TO ROUND A DOUBLE LENGTH
C OPERAND TU SINGLE NORD LENGTH
С
C JOE FUGLER
               08/22/79
C REV. 01.00 08/23/79
С
    1 FURMAT(' RND: ENTER THE FORMAT')
    2 FURMAT(' WARNING -- FORMAT OVERFLOW MUST BE CHECKED')
    3 FORMAT(' WORD SIZE IS NOW ', I3, ' BITS')
C
      ww = 2
      N = WWFNBW
      TYPE 1
      CALL GEF(X1,S1,I1,F1,E1)
C
      Nº = 1
      N = NN*NBN
C
      X_2 = X_1
      S2 = S1
      12 = MINO(11, (N-S1))
      +2 = MAX0(0, MINO(N-S1-I1, F1+I1-I2))
      E2 = E1 + 11 - 12
С
      CALL PUT(X2, S2, I2, F2, E2)
      1F (X1. NE.-1) TYPE 2
      TYPE 3.N
С
      RETURN
      END
```

SUBROUFINE PUT(X,S,I,F,E)

```
IF (E.NE.O) TYPE 1,STR1(X+2),S,I,F,E
IF (E.Eq.O) TYPE 2,STR1(X+2),S,I,F
REIUEN
END
```

```
SUBROUTINE GET(X,S,I,F,E)
C GET FORMAT SUBROUTINE
С
C JOE FOGLER 08/21/79
C REV. 01.00 08/23/79
C
      INTEGER X.S.I.F.E.ES
      LOGICAL*1 STR(81)
      LOGICAL*1 SPACE, DELIM
      DATA SPACE / 1/
      COMMON INSIZE! NW. NBW. N
С
    1 FORMAT(' >',S)
    2 FORMAT(BUA1)
    3 FURMAR(' ')
     4 FURMAR(14+,1A1,5)
    5 FURMAT(' PRECISION EXCEEDS', 13)
    b FORMAT(' PRECISION UNDEFINED')
     7 FORMAT(' NOT ENOUGH SIGN BITS')
     8 FORMATC' INVALID FORMAT')
С
   90 = 0
      X = 0
       DO 95 I=1,81
          SIR(1) = 0
   95 CONTINUE
       LYPE 1
       ACCEPT 2, (STR(J), J=1,80)
       INDX = 1
   100 IF (STR(INDX).NE.SPACE) GO TO 110
       INDX = INDX + 1
       IF (INDX.GI.80) GO TO 206
       GO TO 100
C
   110 IF (STR(INDX).NE. '+') GU TO 120
       X = 1
       INDX = INDX + 1
       GU TU 130
   120 IF (STR(INDX).NE.'-') GU TO 130
       x = -1
       INDX = I + DX + 1
   130 IF (STR(INDX).NE.SPACE) GO IO 135
       INDX = INDX + 1
       IF (INDX.GT.80) GD TO 206
       GO TU 130
   135 IF (STR(INDX).NE.'(') GO TO 200
       i N D X = E N D X + 1
       CALL CONV(STR, INDX, '/', S, IERR)
       IF (IEPR.NE.0) GO TO 200
       I_{NUX} = I_{NUX} + 1
       CALL CONV(STR, INDX, '/', I, IERR)
       IF (LEPR.NE.0) GO TO 200
       I = I + D X + 1
       CALL CONV(SIR, INDX, ')', F, IERR)
       IF (IERE.NE.0) GD TU 200
```

INDX = ENDX + 1

```
A-18
```

```
C
  150 IF (STR(INDX).NE.SPACE) GO TO 160
      INDX = INDX + 1
      IF (INDX.GT.80) GO TO 185
      GO TU 150
C
  160 ES = 0
      IF (STR(INDX).EQ.'+') GO TO 170
      IF (STR(INDX).NE.'-') GO TO 180
      ES = 1
  170 INDX = INDX + 1
  180 CALL CUNV(STR, INDX, SPACE, E, IERR)
      IF (IERR.NE.0) E = 0
      1F (ES.NE.0) E = -E
C
  185 IF (I.EU.0 .AND. F.EQ.0) GO TU 220
      IF (S.LT.1) GU TO 230
      IF (1.GT.N-1) GO TO 210
      IF (F.GT.N-1) GO TO 210
      IF (I+F.LT.1) GO TO 230
      IF (S+I+F.GT.N) GO TO 210
      RETURN
  200 IF (INDX.LE.O .UR. INDX.GT.80) GO TO 206
      TYPE 3
      DU 205 K=1, INDX
         TYPE 4, ' '
  205 CONTINUE
       FYPE 4, 101
       IYPE 3
  206 IYPE 8
      GU TU 40
  210 TYPE 5,N
      GU TO 90
  220 TYPE o
      GU TO 90
  230 TYPE 7
      GO 10 90
       END
```

```
SUBROUTINE CONV(STR, INDX, DELIM, IVAL, 1EPR)
C
C ROUTINE TO CONVERT AN ASCII STRING TO AN INTEGER
С
C JUE FOGLER
               08/21/79
C REV. 01.00
              08/23/79
C
      LOGICAL*1 STR(81), DELIM, TABL(10), SPACE, DUMMY
      DATA TABL /'0', '1', '2', '3', '4', '5', '6', '7', '8', '9'/
      DATA SPACE / 1/
      IERR = 1
      IVAL = 0
  100 IF (STR(INDX).NE.SPACE) GO TO 110
      INDX = INDX + 1
      IF (INDX.GI.80) GO TO 140
      GU TO 100
  110 00 120 1=1.10
      J = [ - 1
      IF (STR(INDX).EQ.TABL(I)) GO TO 130
  120 CONTINUE
  125 IF (STR(INDA).NE.SPACE) GO TO 135
      INDX = INDX + 1
      IF (INDX.GT.80) GO TO 135
      GO TO 125
  130 IERK = 0
      IVAL = 10 + IVAL + J
      INDX = INDX + 1
      IF (INDX.LE.80) GO TU 110
      1EKK = 1
      GO TO 140
C
  135 IF (STR(INDX).NE.DELIM.AND.DELIM.NE.SPACE) IERR = 1
  140 RETURN
      END
```

APPENDIX B

Intrusion-Detection Algorithm

Source Listing

	ID.C	'LMSALP'	
* LEAST	MEAN S	SQUARE ADAPT	IVE LATTICE PREDICTOR
*	AITH AG	DAPTIVE THRE	SFOLD DETECTION
*			
* JOE F	DGLER	08/13/79	
* REV.	02.03	09/05/79	
*			
* DELCA	RATION	5	
*	ROU	56000	:AZD CONVERTER CHANNEL 0
ADCO	E.G.U	>=100	DIA CONVERTER CHANNEL V
ADCCOL	LOU	>03E0	: A/D CRU BASE ADDRESS
ADACAS	FOIL	>0000	A/D MEMORY-MAP MODE BIT #
AUNOUL	2.40	10000	
FARCRU	EQU	>0100	TIMER CRU BASE ADDRESS
TMRCNT	EGU	>17C1	TIMER COUNT FOR SHZ INTERRUP1
IMRENB	EUU	>0003	;TIMER ENABLE BIT #
PMMODE	EGU	>0000	;TIMER INTERRUPT MODE BIT #
TMRVEC	EQU	>FF88	TIMER VECTOR ADURESS
THRMSK	EQU	>0003	; IIMER INTERRUPT MASK
BRANCH	EQU	>0460	BRANCH INSTRUCTION
antana		20000	SEL CHI BASE ADDRESS
SELCRU	200	>0000	SELL DISPLACEMENT
SELL	6.00	>0000	SEL2 DISPLACEMENT
3262	6.90	20020	, bill biot and and and
wSP0	EQU	>A000	;WORKSPACE 0
NSP1	EQU	>A020	; WORKSPACE 1
WSP2	EQU	>A040	;wORKSPACE 2
NSP3	EQU	>A400	; WURKSPACE 3
NSP4	EQU	>A420	;WORKSPACE 4
WSP5	EQU	>A440	;WURKSPACE 5
L TOTILO	FOU	24060	LATTICE & POINTER
LIPIRU I TOTOI	E00	>4400	LATTICE 1 POINTER
UTETRI	690	24400	
F	EQU	>0000	(M,L) DISPLACEMENT
G	EQU	>0020	;G(M,L) DISPLACEMENT
G1	EQU	>0040	;G(M-1,L) DISPLACEMENT
8	EQU	>0060	; B(M,L) DISPLACEMENT
V	EQU	>0080	;V(M,L) DISPLACEMENT
	eou	STEEC	:0.999878 +(1/
ALDHA	FOIL	>028F	:0,1998901 +(6/
AFTA	FGI	>7070	:0.9799804 +(1/
GAMMA	EQU	>028F	:0.1998901 (1 - BETA) +(b)

>0001

>0008

EPSLON EQU

Ń

EQU

B-1

:0.1998901 (1 - BETA) :0.000122 :NUMBEP OF LATTICE STAGES +(1/0/15) +(6/0/10)=5 +(1/0/15) +(6/0/10)=5 +(1/2/13)

ATPTRO	EQU	>A100	;ATD O POINTER
ATPTR1	EQU	>4500	;ATD 1 POINTER
11	EQU	>0020	;2*16 BYTE GA WINDOW LENGTH
L	EUU	>0080	;2*64 BYTE OB WINDOW LENGIH
D	EGU	>0020	;2*DELAY GENGTH
K	EQU	>0002	;ATD CONSTANT LOG2(L/M)
THETAH	EQU	>0000	;THETA = 0.0029297 + (27/0/5) - 8
THETAL	FOU	>0018	;
E.A.	FOU	0+1+2	:EA POINTER ADDRESS DISPLACEMENT
FB	FOU	FA+2	EB PUINTER ADDRESS DISPLACEMENT
FC	FOH	FB+2	EC POINTER ADDRESS DISPLACEMENT
	690		
QA	EUU	EC+2	;QA ADDRESS DISPLACEMENT
98	EQU	2A+4	;QB ADDRESS DISPLACEMENT
PUSMAX	EQU	>7666	LARGEST POSITIVE NUMBER
NEGMAX	FOI	>8000	LARGEST NEGATIVE NUMBER
LAST	FOU	>47FF	LAST BYTE OF RAM USED
DADI	6.40		,
*			
* ADAP'I	IVE LA'	TTICE PREDICT	OR SHELL
*			
	AORG	>4800	

START	LwPI	*SP0	;DEFINE SHELL WORKSPACE
	BL	TINIT	; INITIALIZE THE TIMER
	61	BCLRRAM	CLEAR RAM
	LI	R9,ATPTP0	;LOAD ATD 0 POINTER
	ыL	JAIINIT	; 10IfIALIZE ATD 0
	LI	R9,ATPTP1	;LOAD ATD 1 POINTER
	зL	ATIN1T 6	;INITIALIZE ATD 1

B-2
* SHELL MAIN LOOP (TIMER INTERRUPT SERVICE)

* * * T!

ARSRV	LWPI	NSPO	DEFINE SHELL NORKSPACE
	Lt	R12.TMRCRU	LUAD TIMER CRU-BASE ADDRESS
	SHU	IMRENB	;ENABLE THE TIMER
	LI	R1,>0000	;LOAD A/D CHANNEL NUMBER
	BL	GREAD	;READ A/D CHANNEL O
	LI	R9,LTPTRO	;LOAD LATTICE O POINTER
	BL	PALP	INVOKE LATTICE PREDICTOR
	LI	R9,ATPTRO	;LUAD ATD O POINTER
	BL	GATD	; INVOKE ADAPTIVE THRESHOLD DETECTOR
	MOV	R1, PO	;GE1 E(M)**2
	ίI	R1,>0000	;LOAD D/A CHANNEL NUMBER
	BL	OWRITE	;OUTPUT E(M)**2 TO D/A CH O
	MOV	R4,R0	;GET QA(M)
	i, î	R1,>0002	;LOAD CHANNEL 2
	36	awRITE	;WHITE GA(M) TO D/A CH 2
	V 0 M.	R7, R0	;GET ALAPM(M)
	LΙ	R1,>0000	;LOAD CHANNEL O
	3 L	OPUT	WRITE ALARM TO OUTPUT O
	L.T	81.>0001	LOAD AVD CHANNEL NUMBER
	HL.	AREAD	READ AZD CHANNEL 1
	1.1	89.LTPTR1	:LOAD LATTICE 1 POINTER
	61	BALP	INVOKE LATTICE PREDICTUR
	1.1	89.ATPTR1	LOAD ATD 1 POINTER
	86	AATD	INVOKE ADAPTIVE THRESHOLD DETECTOR
	MOV	R1.R0	;GET E(M)**2
	L L	R1,>0001	LOAD D/A CHANNEL NUMBER
	66	BARITE	;OUTPUT E(M)**2 TO D/A CH 1
	MOV	R4, R0	;GET QA(H)
	LI	R1,>0003	;LOAD CHANNEL 3
	BL	BWRITE	WRITE GA(M) TO D/A CH 3
	MUV	R7, R0	;GET ALARM(M)
	ίI	81,>0001	;LOAD OUTPUT CHANNEL NUMBER
	ВĹ	aput	;OUTPUT ALARM TO OUTPUT CHANNEL O
	LIMI	TMRMSK	;ENABLE TIMER INTERRUPT
	JMP	\$+0	WAIT FOR TIMER INTERRUPT

4

```
* TIMER INITIALIZATION ROUTINE
* REGISTER USAGE: R0.R11.P12
                                :LOAD A/D CRU-BASE ADDRESS
TMINIT
       LI
               R12.ADCCRU
                                :A/D MEMORY-MAPPED MODE
       $80
               ADMODE
                                :LOAD BRANCH INSTRUCTION
               R12.BRANCH
       61
                                STORE AT FIMER VECTOR ADDRESS
       MOV
               R12.@TMRVEC
                                :LOAD TIMER SERVICE ADDRESS
       LI
               R12, TMRSRV
                                STORE AT TIMER VECTOR + 2
               R12.0TMRVEC+2
       MUV
                               :LOAD TIMER CRU-BASE ADDRESS
       LI
               R12. TMRCRU
                                :LOAD TIMES COUNT
               RO. TMRCNT
       LI
                                :SET UP TIMER
       LDCR
               R0.0
                                TIMER INTERRUPT MODE
               TMMODE
       SBZ
                                PETURN TO CALLER
                *R11
       H.
* CLEAR RAM ROUTINE
* REGISTER USAGE: RO.R11
                                :LOAD ADDRESS OF WORKSPACE 1
CLERAM LI
               RO.wSP1
                                :CLEAR RAM
LOOPC
       CLR
               *R0+
       CI
               RO.LAST+1
                               :END OF RAM?
                                LOOP IF NOT
       JNE
               LOOPC
                                FLASE RETURN TO CALLER
                *H11
        H
* ADAPTIVE THRESHOLD DETECTOR INITIALIZATION
* REGISTER USAGE:
* RO
     TEMPORARY
* 89 ATO PUINTER
* R11 SUBROUTINE LINKAGE
        LI
                                :LOAD POINTER DISPLACEMENT
               R0.L+D=M
ATINIT
               89.80
                                 FORM EA POINTER
        Α
                                 STORE THE POINTER
               RO.REA(R9)
        MOV
                                 :LOAD POINTER DISPLACEMENT
               R0.L
        ίI
        А
               R9, R0
                                 FORM EB POINTER
                                 ISTORE THE POINTER
        MOV
               RO, REB(R9)
                                 :LUAD POINTER DISPLACEMENT
               R0.>0000
        L I
                                 FORM EC POINTER
        Δ
               R9, R0
               RO, GEC(R9)
                                 STORE THE PUINTER
        MOV
                                 ;CLEAR GA HI
        CLR
               @QA(89)
                                 CLEAR QA LO
        CLR
               @JA+2(K9)
        CLR
               038(89)
                                 CLEAR QB HI
               aQH+2(P9)
                                 CLEAR QB LO
        CLR
        н
               #R11
                                 RETURN TO CALLER
```

```
* A/D READ SUBROUTINE
* REGISTER USAGE:
14
        RETURNS SAMPLE FROM A/D IN (2/0/11) FURMAT
* R0
       CUNTAINS A/D CHANNEL #
* R1
       SUBRUUTINE LINKAGE REGISTER
* R11
*
                                FORM A/D CHANNEL DISPLACEMENT
                R1,1
READ
        SLA
                                FORM A/D CHANNEL ADDRESS
        Aſ
               R1.ADC0
                                :READ FROM A/D
                                                                (1/0/11)
                *R1.R0
       MUV
                                ;DISALLOW LARGEST NEGATIVE #
        CI
                RO.NEGMAX
        JNE
                $+4
                RO
        LNC
                                                                (2/0/11)
                                REFURMAT TO
        SHA
                R0.1
                                :RETURN TO CALLER
        B
               *R11
* D/A WRITE SUBROUTINE
*
* REGISTER USAGE:
*
       CONTAINS DATA TO BE OUTPUT (LEFT JUSTIFIED)
* 80
        CUNTAINS D/A CHANNEL #
* R1
       SUBROUTINE LINKAGE PEGISTER
* R11
*
                               FORM D/A CHANNEL DISPLACEMENT
WRITE
        SLA
                R1.1
                               FORM D/A CHANNEL ADDRESS
                R1, DACO
        ΑI
                                :OUTPUT DATA TO D/A CONVERTER
        MOV
                R0. #R1
                                RETURN TO CALLER
                *R11
        В
* PUT SUBROUTINE
*
* REGISTER USAGE:
       INDICATES ALARM TRUE IF NONZERO
* 80
       OUTPUT CHANNEL NUMBER (O OR 1)
* R1
       SUBROUTINE LINKAGE REGISTER
* 811
* NOTE: OUTPUT FALLS FOR APPROX. .66 MICROSECONDS
*
        VOM
                RO,RO
                                :ALARM TRUE?
PUT
                                :NO. DON'T OUTPUT
                RETP
        JEQ
                                :LOAD SEL CRU BASE ADDRESS
                R12.SELCRU
        LL
                                :OUTPUT CHANNEL 0?
        C1
                R1.>0000
                0109
                                 :YES
        JEQ
                R1.>0001
                                ; OUIPUT CHANNEL 1?
        CI
                PUT1
                                ;YES
        JEU
        JMP
                RETP
        TB
                SEL1
                                TWIDDLE SEL1 GINE
PUTO
        JMP
                RETP
                                :TWIDDLE SEL2 LINE
        TH
                SEL2
PUT1
                                 :RETURN TO CALLER
 RETP
        в
                *R11
```

*			and the second se	
* LEAS	T MEAN	SQUARE ADAPTIVE LA	TTICE PREDICTOR	
*				
* REGI	STER US	SAGE:		
*				
* R0	RETURN	IS PREDICTOR ERROR		
* 81	THRU P	R8 USED		
* 89	POINTE	CR		
* R10	SAVES	RETURN LINKAGE		
* R11	LUCAL	SUBROUTINE RETURN	LINKAGE	
*				
ALP	MUV	R11, R10	SAVE RETURN LINKAGE	
	NOV	R0,@F(R9)	F(M,1) = X(M)	(2/0/11)
	MOV	R0,@G(R9)	;G(M,1) = X(M)	(2/0/11)
	LI	K8,N	;LOAD # OF LATTICE STAGES	
LOOPL	MOV	3B(R9),R1	;LUAD B(M,L)	(1/0/15)
	MOV	3G1(R9),R2	;LOAD G(M-1,L)	(1/1/14)
	ыL	3MULT	; B(M,L)*G(M-1,L)	(2/1/29)
	MOV	R2,R4	COPY ARGUMENT	
	MOV	R3, R5	;	
	MOV	9F(R9),R2	;LOAD F(M,L)	(1/1/14)
	CLR	R3	;EXTEND PRECISION	
	BL	JASHR	;REFORMAT F(M,L)	(2/1/14)
	S	R4, R2	;F(M,L) - B(M,L)*G(M-1,L)	(1/2/29)
	S	R5, P3	;	
	JOC	S+4	;	
	DEC	82	;	
	BL	@ASHL	;CLIP TO	(1/1/29)
	BL	BEDIT	;ROUND TO	(1/1/14)
	MOV	R2, @F+2(R9)	F(M,L+1) =	
*			; $F(M,L) = B(M,L) * G(M-1,L)$	(1/1/14)
	MOV	98(R9),R1	;LOAD B(M,L)	(1/0/15)
	VOM	@F(R9),R2	;LOAD F(M,L)	(1/1/14)
	BL	AMULT	;B(M,L)*F(M,L)	(2/1/29)
	MOV	R2,R4	;COPY ARGUMENT	
	NOV	R3, R5	;	
	NOV	@G1(P9),R2	;LUAD G(M-1,L)	(1/1/14)
	CLR	R3	;EXTEND PRECISION	
	81	WASHK	;REFORMAT G(M-1,L)	(2/1/14)
	S	R4, R2	;G(M-1,L) = B(M,L)*F(M,L)	(1/2/29)
	S	R5,R3	;	
	JUC	\$+4	;	
	DEC	R2	;	
	8L	BASHL	;CLIP TO	(1/1/29)
	16	GEDIT	;ROUND TO	(1/1/14)
	MOV	R2, @G+2(R9)	;G(M,L+1) =	
*			; G(M-1,L) = B(M,L)*F(M,L)	(1/1/14)

MOV	@F(R9).R2	; LUAD F(M,L)	(1/1/14)
ABS	82	:ABS(F(M,L))	+(1/1/14)
M D V	82.82	:F(M.L) **2	+(2/2/28)
MEL	201(20) 24	:LOAD G(M=1.4)	(1/1/14)
NUN	201(19),14	*AHS(C(M=1 [.))	+(1/1/14)
ABS	R4	+C(d=1 L)**2	+(2/2/28)
MPI	R4, R4	10(H-1)1+2	+(1/3/28)
A	R4, R2	F(M,L)++2 + G(M-1,L)++2	+(1/3/20/
A	R5, P3	;	
JNC	\$+4	;	
INC	R2	;	
BL	@ASHL	;CLIP TO	+(1/2/28)
18	BEDIT	;ROUND TO	+(1/2/13)
LI	R1.GAMMA	;GAMMA = 1 - BETA	+(0/0/10)=5
MPY	R1.R2	;GAMMA*(F(M,L)**2 + G(M-1	,L)**2)
MOV	R2.R4	COPY ARGUMENT	+(7/2/23)=5
501	D3 D5		
	10,10	,	
		*LOAD BETA	+(1/0/15)
LL	RI, BEIA	TOAD N(M-1 1)	+(1/2/13)
MUV	av(R9),F2	DCTATION (M-1,D)	+()/2/281
MPY	R1, R2	; BETA+V(M=1,L)	+(2/2/20)
A	94,R2	;BETA*V(M-1,L) +	
A	R5,R3	; GAMMA*(F(M,L)**2 + G(M=	1, 4, 7 * 2)
JNC	\$+4	1	+(1/3/28)
INC	R2	;	
BL	ASHL	CLIP TO	+(1/2/28)
81.	ar.DIT	ROUND TO	+(1/2/13)
MOV	82. av(89)	V(M,L) = BETA*V(M-1,L) +	
MOV	82 B7	: GAMMA*(F(M.L)**2 + G(M=	1.L)**2)
1.01			+(1/2/13)
	12.6	• T = 0	
CLR	RD CDCLON	$\gamma I = 0$	
CI	RZ, EPSLON	TVCH, L) C CPOLONI	OF T
JLT	BYPASS	FIES, BIPASS COMPUTATION	UP 1
MON	ar+2(R9),R1	; LUAD $F(M,L+1)$	(1/1/14)
MOV	@G1(R9),R2	;LOAD G(M-1,L)	(1/1/14)
ыL	aMULT	;E(M,L+1)*G(M-1,L)	(2/2/28)
MOV	R2, R4	COPY ARGUMENT	
MOV	R3, R5	;	
NOV	3F(R9),R1	;LOAD F(M,L)	(1/1/14)
VEW	aG+2(89).82	:LOAD G(M.L+1)	(1/1/14)
BL.	TJUKE	: E(M,L) * G(M,L+1)	(2/2/28)
1	P4 P2	• F(M_L+1)*G(M+1,L) + F(M.	L) *G(M, (+1)
	05 03	Presperiyoes ryby r rear	(1/3/28)
A	RD,R3		(1/3/20/
JNC	5+4		
TINC	RZ		(1.(2.(20)
36	JASHL	CLIP TO	(1/2/28)
ыГ	SEDIT	ROUND TO	(1/2/13)
MOV	R2,R6	; SAVE SIGN INFO	
ABS	R2	;ABS()	+(1/2/13)
SRA	R2,1	; REFORMAT	+(2/2/12)
LI	R1, ALPHA	;LOAD ALPHA	+(6/0/10)-5
MPY	R1, R2	;ALPHA*ABS()	+(8/2/23)=5
VIG	R7,R2	;ALPHA*ABS()/V(M,L) +(7/0/9)-5
LIVV	Ro	TEST SIGN	
JUT	5+4	RESTORE SIGN	
NEG	82	$T = \Delta LPHA*(F(M, L+1)*G(M-$	1.1.) +
MON	D2 D6	• E(M L)*C(M L+1))/V(M L)	(7/0/9)=5
		,	(1/0/0/-3

		() • · · · ·	*LOAD 1	+(1/0/15)
BIPASS	51	81,0	FOAD D(M L)	(1/0/15)
	MUV	98(R9),R2	FUCAD Staru	(2/0/30)
	86	@ MULT	;U#8(M,G)	(2/0/30)
		04 00	(B(M+1, T) = U*B(M, L) + T	(1/1/30)
	A	ROJRZ	CLID TO	(1/0/30)
	BL	3ASHL	POUND TO	(1/0/15)
	BL	aFDII	RUUNU IU	(1/0/15)
	30V	R2,@B(P9)	STOPE B(M+1,L)	(1/0/15)
	MON	ac(89).ac(89)	:G(M-1,L) = G(M,L)	(1/1/14)
	TACT	po	BUMP POINTER	
	DEC	0.9	:COUNT = COUNT = 1	
	DEC	ENDIOR	OULT IF COUNT=0	
	060	ENDEDF	FISE DUCCESS AFYT STACE	
	в	9LUUPL	JEDGE PROCESS WERT STRUE	
ENDLOP	MOV	aG(R9), @G1(R9)	;G(M-1,N+1) = G(M,N+1)	(1/1/14)
	MOV	@F(R9),RO	;LOAD PREDICTOR ERROR	(1/1/14)
		10 00	CODY E(b)	(1/1/14)
	MOV	RO,R2	COPY ELMJ	(1/1/14)
	ABS	R2	ABSLELMIJ	+(1/1/14)
	MPY	R2, R2	; E (M) * * 2	+(2/2/20)
	86	JASHL	;CLIP TO	+(1/2/28)
	ыL	3EDIT	ROUND TO	+(1/2/13)
	MOV	R2,R1	COPY E(M) FOR OUTPUT	+(1/2/13)
	CDA	PO 4	.FORMAT F(M) FOR OUTPUT	(5/1/10)
	COA		FORMAT F(M)*2 FOR OUTPUT	+(5/2/9)
	ANG	0114	JUNARY CON 2 FOR OUTOF	
	в	*R10	RETURN TO CALLER	

B-9	

* * ATI

ADAPTIVE THRESHOLD DETECTOR ROUTINE

)	MOV MOV MUV MUV	R11,R10 9EA(R9),R6 9EB(R9),R7 9EC(R9),R8	;SAVE RETURN POINTEP ;LOAD EA POINTER ;LOAD EB POINTER ;LOAD EC POINTER	
	S JOC DEC A JNC INC	*R8,@QB+2(R9) \$+4 @QB(R9) *K7,@QB+2(R9) \$+4 @QB(R9)	<pre>;QB(M) = QB(M-1) ; - E(M-L-D)^2 ; + E(M-D)^2 ; ; ;</pre>	
	S JUC DEC A JNC INC	*R6,0QA+2(R9) S+4 9QA(R9) R2,0QA+2(R9) S+4 9QA(R9)	;QA(M) = QA(M=1) ; - E(M=M)^2 ; + E(M)^2 (13/6/13) ; ;	
	MOV LI A INCT JNE MOV MOV INCT	R2,*R8 R5,D+L+2 R9,R5 R5,R6 S+4 R9,R6 R6,86A(R9) R7 P5 P7	<pre>;E(M-L-D)^2 = E(M)^2 +(1/2/13) ;LOAD MAXIMUN BUFFER DISPLACEMENT ;FORM ABSOLUTE ADDRESS ;AOVANCE EA POINTER ;TIME TO CIRCULATE? ; YES ;STORE THE POINTER ;AOVANCE EB POINTER ;TIME TO CIRCULATE?</pre>	
	C JNE MOV MOV INCT C JNE MOV MOV	R5,R7 R7,@EB(R9) R8 R5,R8 S+4 R9,R8 R8,@EC(R9)	; YES ; STORE THE POINTER ; ADVANCE EC POINTER ; TIME TO CIRCULATE? ; YES ; STORE THE POINTER	

		D-	-10	
	MOV	HQA(89).82	:LOAD QA(M)	(13/6/13)
	MOV	86A+2(89).83	1	
	LI	B8.K	LOAD ATD CONSTANT	
20	BL	ASHL	RESCALE GA(M)	(11/8/13)
50	DEC	88	;	
	INE	LP0	;	
	MOV	82.812	; SAVE GA(M) FOR OUTPUT	
	YOV	R3.R13	;	
	S	30B(R9),R2	;QA(M) - QB(M)	(10/9/13)
	s	3QB+2(R9),R3	;	
	JUC	5+4	;	
	DEC	R2	;	
		20 81	· SAVE	
	MUV	R2, R4	JANE	
	MOV	K3,K5	LOAD THETA	+(27/0/5)-8
	51	R/, THEIAH	, BORD THEYS	
	61	R8, INEIAD	(OA(M) - OB(M)) - THETA	(9/10/13)
	5	30 55	t active active and a	
	3	R8,F3		
	000	D 4		
	DEC			
	LT	R7.>07FF	;ALARM(M) = .TRUE.	
	MOV	R4. R4	;(QA(M)-QB(M)) - THETA >)?
	JGT	S+6	;	
	JEQ	s+4	;	
	CLR	R7	; NO, ALARM(M) = .FALSE.	
	L.T.	88. >0004	LOAD OUTPUT SHIFT COUNT	
1	BL.	ASHB	REFORMAT	
UF 1	DEC	88	BUMP SHIFT COUNT	
	JOE	LP1	1	
	MOV	R3, R6	;QA-QE FOR OUTPUT	
		012 02	+LOAD 04(M)	
	MUV	R12, R2	:	
		N9 20004	LOAD OUTPUT SHIFT COUNT	
1.0.2	BL	AASHR	REFORMAT	
LP Z	DEC	88	BUMP SHIFT COUNT	
	JAE	LP2	;	
	MOV	R3, R4	;QA(M) IN R4 FOR GUTPUT	
			1.010 00(4)	
	MOV	30B(R9),K2	LUAD GB(M)	
	MUV	a08+2(R9),R3	LOAD OUTPUT SHIFT COUNT	
	LI	R8,>0004	· PERORMAT	
153	BL	PADER	BUMP SHIFT COUNT	
	INF	1.93	1	
	MOV	R3, R5	;OB(M) IN R5 FOR OUTPUT	
	в	*R10	RETORN TO CALLER	

			B-11
*			
* 2'5	CUMPLEME	NT SIGNED MULTI	PLY ROUTINE
*			
* H2:	R3 < R1	* R2	
# R0	IS MODIF	IED	
* R11	IS USED	FOR RETURN LINK	AGE
*			
MULT	CLR	RO	; SIGN FIX = 0
	MOV	R1,R1	TEST SIGN OF RI
	JGT	\$+6	;
	JEQ	\$+4	1
	MOV	R2,R0	;SIGN FIX = (R2)
	MON	R2, R2	TEST SIGN OF R2
	JGT	\$+6	7
	JEG	\$+4	1
	A	R1,R0	SIGN FIX = SIGN FIX + (RI)
	MPY	R1, R2	;R2:R3 < R1 # KZ
	S	R0,R2	FIX SIGN OF RESULT
	н	*R11	RETURN TO CALLER
*			
* ED [T CROUND	JP) ROUTINE	
*			
* R2	< EDIT	(#2:#3)	
* 81	IS USED I	FOR SUBROUTINE I	LINKAGE
*			
EDIT	MOV	R3,R3	TEST MSB OF LOW ORDER WURD
	JGT	EDT	;DON'T INCREMENT IF ZERO
	JEQ	EDT	;
	INC	R2	; INCREMENT HIGH-ORDER WORD
	JNO	EDT	SKIP IF NO OVERFLOW
	11	R2, POSMAX	LUAD LARGEST POSITIVE NUMBER
EDT	10	R2,NEGMAX	DISALLOW LARGEST NEGATIVE NU.
	JNE	S+4	1
	LNC	R2	;
	8	*811	RETURN TO CALLER

*	-		
* DOURL	E PRECIS	DION RIGHT ARTI	AMELIC SHIFT
*	ALL ASH	0(03.03)	
+ KZ:K3	C DEED P	OP SUBBOUTINE	LINKAGE
* "	3 0360 1	OK DODRODITHE	b t i i i i i i i i i i i i i i i i i i
ASHR	SRL SRA JNC AI	R3,1 R2,1 \$+6 R3,NEGMAX	;SHIFT LOWER WORD RIGHT ;SHIFT HIGHER WORD RIGHT ;SKIP IF LSB WAS ZERO ;SET MSB OF LOWER WORD TO UNE :BETURN TO CALLER
	Б	* 11.8.8	,
* * DOUBL * SHIFT	E PRECIS	SION LEFT ARITH VERFLOW CHECK	METIC
* 02.03	Car ASH	46.(92+83)	
* D11 T	S HSED F	TOR SUBROUTINE	LINKAGE
*	0 0000 0		
ASHL	SLA JNU JNC LI CLR	R2,1 ASL PASL R2,NEGMAX R3	;SHIFT HIGHER WORD LEFT ;OVERFLOW? ;#AS IT POSITIVE? ;NO, LOAD MAX NEG. VALUE ;
	JMP	RASL DOGNAY	VES LOAD MAY PDS. VALUE
PASL	SETO JMP	RZ,PUSMAX R3 RASL	; RETURN TO CALLER
ASL	SLA	R3,1	;SHIFT LOWER WORD LEFT
	JIVC	S+4	;SKIP IF MSB WAS ZERO
	INC	R2	SET LSB OF HIGHER ORDER WORD
RASL	в	*R11	RETURN TO CALLER
	END	START	

ON A BLOCK FLOATING POINT IMPLEMENTATION OF AN INTRUSION-DETECTION ALGORITHM

by

ROBERT JOSEPH FOGLER B.S., Kansas State University, 1977

AN ABSTRACT OF A MASTER'S THESIS

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Electrical Engineering

KANSAS STATE UNIVERSITY Manhattan, Kansas

1979

The main objective of this paper is to present various aspects of implementing a specific intrusion-detection algorithm on a microprocessor using block floating point arithmetic. In particular a TI 9900 based test system is considered.

The proposed algorithm is able to detect intruder stimuli which are broadband and transient in nature, while rejecting correlated noise which may be present with the intruder signal. The algorithm consists of two main functional blocks: an adaptive lattice predictor (ALP) and an adaptive threshold detector (ATD).

The ALP is used to remove correlated noise hence reduces the number of false alarms, while improving the signal-to-noise ratio when intruder stimuli are present, thereby simplifying the task of the ATD.

The ATD uses a variance estimate of a noise segment, and a signal plus noise segment from the ALP output sequence. It then compares a function of these estimates with a fixed threshold.

Experimental results demonstrating the performance of the intrusiondetection algorithm using data obtained from an actual test site are included.