MODULATION STRATEGY FOR NEW ASYMMETRICAL MULTILEVEL INVERTER TOPOLOGY USING NEAREST DC LEVEL MODULATION TECHNIQUE

AISYAH BINTI ABD RAZAK

A project report submitted in partial fulfilment of the requirements for the award of the degree of Master of Electrical Engineering (Power)

> School of Electrical Engineering Faculty of Engineering Universiti Teknologi Malaysia

DEDICATION

This project report is dedicated to my father, who taught me that the best kind of knowledge to have is that which is learned for its own sake. It is also dedicated to my mother, who taught me that even the largest task can be accomplished if it is done one step at a time.

ACKNOWLEDGEMENT

First and foremost, praise is to Allah, the Almighty for giving me the strengths and His blessing in completing this project. Many life lessons are learned throughout the completion of this project. A warm thank you to all the souls and hearts that made me believe that a simple help can mean a lot to someone.

Not forgetting the important person in this process, I would like to express my gratitude and full appreciation to my supervisor PM. Dr. Shahrin Bin Md Ayob for spending his precious time to assist me throughout the entire project. He has been a best guide to me in completing the project. Thank you for his patience and deep knowledge sharing with me

Friends are always the backup plans for all failed attempts. Their level of moral support is incomparable; thus, mere thanks is not sufficient. Your kindness will not be forgotten forever.

Finally, the deepest appreciation to my parents, Abd Razak Md Ali and Norazni Mohammad, and my sibling that has been supporters of not only my work but for everything I did throughout my life.

ABSTRACT

Multilevel inverters (MLI) have an important portion in power processing in power systems. These inverters have some inherent advantages such as ability to operate with high power and voltage, improved output waveform quality, and flexibility, which make them attractive and more popular. In recent years, research on multilevel inverters with reduction of components is gaining interest. The reduction offers plenty of advantages namely, the reliability, volume and control simplicity. In this project, Nearest DC Level Control (NLC) modulation technique will be studied and designed for a newly developed multilevel inverter with reduction in components. The proposed NLC modulation is a fundamental frequency switching technique that may have some advantages when applied to multilevel inverters as compared to conventional carrier based PWM modulation. For the study, new topology of nine-level asymmetrical multilevel inverter model will be developed using MATLAB. A proposed NLC techniques will be also developed. The inverter model will be simulated using the same resistor load value. The discussion will be on the shape of the harmonics profile and Total Harmonic Distortion (THD) value.

ABSTRAK

Inverter pelbagai peringkat mempunyai bahagian penting dalam pemprosesan kuasa dalam sistem kuasa. Inverter ini mempunyai beberapa kelebihan yang wujud seperti keupayaan untuk beroperasi dengan kuasa tinggi dan voltan, keluaran kualiti gelombang yang lebih baik, dan fleksibiliti, yang menjadikannya menarik dan lebih popular. Dalam tahun-tahun kebelakangan ini, penyelidikan mengenai Inverter pelbagai peringkat dengan pengurangan komponen semakin banyak. Pengurangan komponen menawarkan banyak kelebihan iaitu kesederhanaan, kelantangan dan kawalan kesederhanaan. Dalam projek ini, teknik modulasi Tahap Kawalan Terdekat (NLC) akan dikaji dan direka untuk penyongsang bertingkat yang dikembangkan dengan pengurangan komponen. Modulasi NLC yang dicadangkan adalah teknik penukaran kekerapan asas yang mungkin mempunyai kelebihan apabila diterapkan kepada inverter pelbagai peringkat berbanding dengan modulasi PWM berasaskan pembawa konvensional. Untuk kajian ini, topologi baru sembilan tahap asimetrik model Inverter pelbagai peringkat akan dibangunkan menggunakan Matlab. Cadangan teknik NLC juga akan dibangunkan. Model inverter akan disimulasikan menggunakan nilai beban perintang yang sama. Perbincangan ini akan membentuk profil harmonik dan nilai THD.

TABLE OF CONTENTS

TITLE

DECLARATION	ii
DEDICATION	iii
ACKNOWLEDGEMENT	iv
ABSTRACT	v
ABSTRAK	vi
TABLE OF CONTENTS	vii
LIST OF TABLES	X
LIST OF FIGURES	xi
LIST OF ABBREVIATIONS	xii
LIST OF SYMBOLS	xiii

CHAPTER 1	INTRODUCTION	
1.1	Overview of Multilevel Inveter	
1.2	Problem Statement	
1.3	Objective	
1.4	Scope of Research	
1.5	Methodology	3
	1.5.1 Model Develop	4
	1.5.2 Simulation Work using Matlab	4
	1.5.3 Topology Validation	4
1.6	Thesis Outline	4
		6
CHAPTER 2	LITERATURE REVIEW	
2.1	Introduction	
2.2	Multilvel Inverter	
2.3	Concept Of Multilevel Inverter 7	

	2.3.1 Neutral Point Clamped		
	2.3.2 Flying Capacitor		
	2.3.3 Cascaded H-Bridge	11	
2.4	Modulation Technique	13	
	2.4.1 Nearest Control	14	
	2.4.1.1 Nearest Space Vector Control (NSVC)	14	
	2.4.1.2 Nearest Level Control (NLC)	14	
2.5	Recent Multilevel Inverter Topologies	16	
2.6	Low-Frequency Switching Modulation Technique		
2.7	Inference From Existing Works		
2.8	Chapter Summary		
CHAPTER 3	TER 3 RESEARCH METHODOLOGY		
3.1	Introduction		
3.2	Research Moethodology		
	3.2.1 Literature Review	21	
	3.2.2 Design Proposed Topology	22	
	3.2.3 Execution and Construction	22	
	3.2.4 Simulation and Observation	22	
	3.2.5 Evaluation and Analysis	23	
3.3	New Topology Develop		
	3.3.1 Proposed Topology	25	
	3.3.2 Circuit Performance and Simulation	26	
	3.3.3 Mode of Operation	28	
	3.3.4 Topology Validation	30	
3.4	Chapter Summary		
CHAPTER 4	PROPOSED WORK	32	
4.1	Introduction		
4.2	Simulation Circuit Parameters		

4.3	Result and Discussion	
4.4	Comparative Analysis	40
4.5	Chapter Summary	41
CHAPTER 5	CONCLUSION AND RECOMMENDATIONS	42
5.1	Conclusion	42
5.2	Contributions Work	43
5.3	Recommendations / Future Works	43
REFERENCES		44

LIST OF TABLES

TABLE NO	D. TITLE	PAGE
Table 3.1	Mode Of Operation	27
Table 3.2	N-level proposed Topology with Increase Number of Units	31
Table 4.1	Comparison between Proposed MLI and Conventional MLI	40
Table 4.2	Comparison between Proposed MLI and Other Topologies MLI	41
Table 4.3	Comparison between Proposed MLI and Other MLI using NLC	41

LIST OF FIGURES

FIGURE I	NO. TITLE	PAGE
Figure 2.1	Multilevel Inverter Topologies	8
Figure 2.2	Diode Clamped Multilevel Inverter	9
Figure 2.3	Single H-Bridge	12
Figure 2.4	Classification of Modulation Technique	13
Figure 2.5	Classification Of Multilevel Inverter Modulation Methode	14
Figure 3.1	Development Flowchart	24
Figure 3.2	The proposed multilevel inverter circuit diagram	26
Figure 3.3	Switching pattern in one cycle of the proposed nine-level inverter	· 27
Figure 3.4	Mode Of Operation of the proposed in one complete cycle	28
Figure 3.5	Proposed generalized n-level inverter topology	30
Figure 4.1	Block Diagram of Proposed Topology	33
Figure 4.2	Output Voltage Waveform	34
Figure 4.3	Output Current Waveform	34
Figure 4.4	Switching Pulses on Level Generator Switches	35
Figure 4.5	Output Voltage and Current with R Load	36
Figure 4.6	Output Voltage and Current with RL Load	36
Figure 4.7	Voltage Output Harmonic Spectrum with RL-Load	37
Figure 4.8	Current Output Harmonic Spectrum with RL-Load	37
Figure 4.9	Voltage Output Harmonic Spectrum with R-Load	38
Figure 4.10	Current Output Harmonic Spectrum with R-Load	38

LIST OF ABBREVIATIONS

UTM	-	Universiti Teknologi Malaysia
MLI	-	Multilevel Inverter
NLC	-	Nearest Level Control
THD	-	Total Harmonic Distortion
EMI	-	Electro Magnetic Interference
DC	-	Direct Current
PWM	-	Pulse Width Modulation
NPC	-	Neutral Point Clamp
FC	-	Flying Capacitor
AC	-	Alternating Current
CHB	-	Cascaded H-Bridge
STATCOM	-	Static Synchronous Compensator
SVPWM	-	Space Vector Pulse Width Modulation
NC	-	Nearest Control
NSVC	-	Nearest Space Vector Control
PD	-	Phase Disposition
APOD	-	Alternate Phase Opposition Disposition
POD	-	Phase Opposition Disposition
SHE	-	Selective Harmonic Elimination
IGBT	-	Insulated-Gate Bipolar Transistor
MOSFET	-	Metal-Oxide-Semiconductor Field-Effect Transistor
IEEE	-	Institute of Electrical and Electronics Engineers
PV	-	Photovoltaic

LIST OF SYMBOLS

V	-	Voltage
R	-	Resistor
L	-	Inductor
cm	-	Centimetre
m	-	mili
Κ	-	Kilo
А	-	Ampere
С	-	Capacitor
T,t	-	Time
Н	-	Harmonic

CHAPTER 1

INTRODUCTION

1.1 Overview of Multilevel Inverter

Power electronic inverters are extensively used in industrial power conversion systems each for utility and drives functions. As the power level increases, the voltage level additionally will increase as a consequence to gain best efficiency [1].

Multilevel Inverters have attracted attention in recent years because of high power quality, high voltage capability, low switching losses and low Electro Magnetic Interference (EMI) issues and are planned because the most suitable option in many medium and high voltage applications[2]. Multilevel inverter will switch their output between several voltage or current levels and have some current voltage or current source that just use capacitors or inductors as part of their structure.

In terms of direct current (DC) sources, multilevel inverters are divided into symmetrical and asymmetrical inverters. If the DC voltage sources are the same, the multilevel inverter is referred to as the symmetric multilevel inverter [3]. If the DC voltage source is in a different value, the multilevel inverter calls as a multilevel asymmetrical inverter.

In addition, to reduce the amount of switching and increase reliability by using low switching frequency technique. There are two modulated of fundamental switching pulse width modulation (PWM) techniques and nearest level control (NLC) technique that acceptable the multilevel inverter. This project aims to study on the asymmetrical of multilevel inverter. The fundamental of switching method of multilevel inverter such as PWM technique and NLC method will be used. On the other hand, the nine-level output level from nine switches will be developed and analysed by using Matlab Software.

1.2 Problem Statement

The problem statement of this research can be stated as below:

The concept of multilevel inverter with separate dc sources is very attractive for many reasons. A multilevel inverters has many advantages over conventional inverters. However, they suffer from low reliability such as problems in increasing voltage level in power switching devices, switching losses, high value of THD, too complex implementation procedure and circuit complexity and expensive costing requirements. Also, increasing the number of no of power devices tends to reduce the performance and efficiency of the overall power converter.

For example, in cascaded multilevel inverter, if the desire number of level output is n=9, the number of power switches is can be calculated as 2(n-1) = 16, therefore, if required number is n=25, that's mean the number of switches is 2(n - 1) = 48. The increment is in exponential pattern. Its same situation for other conventional multilevel inverter which is Neutral Point Clamp (NPC) and Flying Capacitor (FC) [4].

In this research work, a new topology asymmetrical multilevel inverter was described. The inverter generates nine voltage level with only nine switching devices. Hence, the Total Harmonic Distortion (THD) decrease and also less number of component in the same time inverter performances improved.

1.3 Objective

The main aim of this research is to develop modulation strategy for multilevel inverter that reduce number of power electronic components by using low switching strategy. The specific objectives of this study are listed as follows:

- (a) To develop a new topology for asymmetrical multilevel inverter by using low switching strategy nearest DC level modulation scheme
- (b) To carry out simulation using the Matlab simulation
- (c) To validate performance of proposed new topology

1.4 Scope of Research

Scope is used to definite the project to a certain limit. Thus, the scopes for this project are as follows:

- (d) Switching algorithm is for nine level asymmetrical multilevel inverter.
- (e) Using nearest DC level control modulation technique.
- (f) Simulation work using Matlab software.
- (g) The proposed MLI is operated in open loop mode and different load condition are assumed.

1.5 Methodology

The methodology of this research can be summarized as below:

1.5.1 Model development

The new multilevel topology is proposed that is capable to produce nine level output with reduce component. The idea is to arrange available switches and DC sources in a fashion such that maximum combination of addition and subtraction of the input DC sources can be achieved. The optimized techniques (arrangement of switching) to enhance performance of topology and simplify the applying procedure are also used.

1.5.2 Simulation work using Matlab software

Matlab software is used to simulation the proposed new topology multilevel inverter and then to compute nearest DC level control for proposed new topology multilevel inverter.

1.5.3 Topology validation

To validate the proposed topology multilevel inverter, it can be extendable to achieve any number of level by adding extra unit. From this, it can be summarized to general expression of number of switches, DC source and value of the DC source for general n-level inverter.

1.6 Thesis Outline

This thesis is dividing into five main chapters. Firstly, Chapter 1 is the introduction of the whole project including problem statement, objectives, scope of project and methodology. Besides, includes the overview of multilevel inverter.

Chapter 2 will cover about symmetrical multilevel inverter, fundamental switching modulation technique, nearest DC level method and other related topics.

Method and analysis techniques will be discussed in Chapter 3. The analysis includes the operation of basic unit for new topology multilevel inverter. The suitable analysis technique for nearest DC level technique will be employed in analyzing the result. Chapter 4 will cover expected results. The simulation results analysis for NLC method by using a new proposed topology multilevel inverter will be describe in this chapter.

Finally, Chapter 5 will explain the conclusion and recommendations of this project. The conclusion is about brief a summary of this project and the recommendations are other alternative or suggestion to improve the lacks that might occur through this project.

REFERENCES

- [1] Gupta, K.K.; Ranjan, A.; Bhatnagar, P.; Kumar Sahu, L.; Jain, S. Multilevel inverter topologies with reduced device count: a review. *IEEE Transactions on Power Electronics* 2016, Vol. 31, pp. 135-151. M.-C. and Huang, S.-H. (2003) 'Credit scoring and rejected instances reassigning through evolutionary computation techniques', *Expert Systems with Applications*, 24(4), pp. 433–441.
- Rodriguez, J.; Franquelo, L.G.; Kouro, S.; Leon, J.I.; Portillo, R.C.;Prats, M.A.M.; Perez, M.A. Multilevel Converters: An Enabling Technology for High-Power Applications. IEEE Proceeding 2009, Vol. 97(11), pp.1786 – 1817.
- [2] Feldman, R.; Tomasini, M.; Amankwah, E.; Clare, J.C.; P. W. Wheeler, Trainer, D.R. A Hybrid Modular Multilevel Voltage Source Converter for HVDC Power Transmission. IEEE Transactions on Industry Applications 2013, Vol. 49, pp. 1577-1588.
- [3] Meynard, T.A.; Foch, H. Multi-level conversion: high voltage choppers and voltage-source inverters. *The 23rd Annual IEEE Power Electronics Specialists Conference*, Toledo, Spain, June 29 – July 3 1992, pp. 397-403.
- [4] Prafullachandra M.Meshram and Vijay B. Borghate,"A Simplified Nearest Level Control (NCL) Voltage Balancing Method For Modular Multilevel Converter (MMC), IEEE transaction on industrial electronics vol.30.no.1,january 2015
- [5] Kangarlu, M.F.; Babaei, E. A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters. IEEE Transactions on Power Electronics 2013, Vol. 28, pp. 625-636.
- [6] Baker, R.H.; Banister, L.H. Electric Power Converter. U. S. Patent 3 867 643 1975.
- [7] Babaei, E.; Hosseini, S.H.; Gharehpetian, G.B.; Haque, M.T.; Sabahi, M. Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology. Electric Power Systems Research 2007, Vol. 77, pp. 1073-1085.

- [8] S. P. Gautam, L. K. Sahu, and S. Gupta, "Reduction in number of devices for symmetrical and asymmetrical multilevel inverters," IET Power Electronics, vol. 9, pp. 698-709, 2016.
- [9] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An Envelope Type (E-Type) Module: Asymmetric Multilevel Inverters With Reduced Components," Industrial Electronics, IEEE Transactions on, vol. PP, pp. 1-1, 2016.
- [10] Gupta, Krishna Kumar, and Shailendra Jain. "A novel multilevel inverter based on switched DC sources." Industrial Electronics, IEEE Transactions on 61, no. 7 (2014): 3269-3278.
- [11] Babaei, E.; Alilu, S.; Laali, S. A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge. *IEEE Transactions on Industrial Electronics* 2014, *Vol.* 61, pp. 3932-3939.
- [12] Ebrahimi, J.; Babaei, E.; Gharehpetian, G.B. A New Multilevel Converter Topology With Reduced Number of Power Electronic Components. *IEEE Transactions on Industrial Electronics* 2012, Vol. 59, pp. 655-667
- [13] Rahim, N.A.; Chaniago, K.; Selvaraj, J. Single-Phase Seven-Level Grid-Connected Inverter for Photovoltaic System. *IEEE Transactions on Industrial Electronics* 2011, Vol. 58, pp. 2435-2443.
- [14] Arif, M.S.B.; Ayob, S.M. A novel single phase five-level photovoltaic based grid-connected inverter, the 2014 Conference on IEEE Energy Conversion, Johor Bahru, Malaysia, October 13-14 2014, pp. 325-330.
- [15] Malinowski, M.; Gopakumar K.; Rodriguez, J.; Perez, M.A. A Survey on Cascaded Multilevel Inverters. *IEEE Transactions on Industrial Electronics* 2010, Vol. 57, pp. 2197-2206.
- [16] Babaei, E.; Hosseini, S.H.; Gharehpetian, G.B.; Haque, M.T.; Sabahi, M. Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology. *Electric Power Systems Research* 2007, *Vol.* 77, pp. 1073-1085.
- [17] Ajami, A., Jannati Oskuee M. R., Mokhberdoran A., and Alex Van den Bossche, "Developed cascaded multilevel inverter topology to minimize the number of circuit devices and voltage stresses of switches," IET Power Electronics, 7(2), pp. 459- 466, 2013.

- [18] E. Babaei, S. Laali and S. Alilu, "Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units," in IEEE Transactions on Industrial Electronics, vol. 61, no. 12, pp. 6664-6671, Dec. 2014.
- [19] M. F. Kangarlu and E. Babaei, "Cross-switched multilevel inverter: an innovative topology," in IET Power Electronics, vol. 6, no. 4, pp. 642- 651, April 2013.
- [20] Ajami, A., Mokhberdoran A., and Jannati Oskuee M. R., "A new topology of multilevel voltage source inverter to minimize the number of circuit devices and maximize the number of output voltage levels," J. Elect. Eng. Tech., 8)6(, pp. 1321-1329, 2013.
- [21] Mokhberdoran, Ataollah, and Ali Ajami. "Symmetric and Asymmetric Design and Implementation of New Cascaded Multilevel Inverter Topology." IEEE Trans. Power Electron 29, no. 12 (2014): 6712-6724
- [22] G.-J. Su, Multilevel DC-link inverter, IEEE Trans. Ind. Appl. 41 (2005) 848– 854.
- [23] Hinago, Y.; Koizumi, H.;, "A Single-Phase Multilevel Inverter Using Switched Series/Parallel DC Voltage Sources," Industrial Electronics, IEEE Transactions on , vol.57, no.8, pp.2643-2650, Aug. 2010.
- [24] W. K. Choi and F. s. Kang, "H-bridge based multilevel inverter using PWM switching function," INTELEC 2009 - 31st International Telecommunications Energy Conference, Incheon, 2009, pp.1-5
- [25] Arif, M.S.B.; Ayob, S.M.; Salam, Z. A New Asymmetrical Multilevel Inverter Topology with Reduced Device Counts. 2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems, Delhi, India, June 4-6 2016.
- [26] Y.Wang,Z.Huang,Y.Yuan,L.Gao and P.Li, "Harmonic Analysis and Simulation Of NLM in MMC," Jiangsu Electric Power Compony Research Institute, Nanjing 211103 China
- [27] M.Mehta and D.K.Yadav, Multilevel inverter : An approach with reduced number of semiconductor devices" in International Conference on Micro-Electronics and Telecommunication Engineering, IEEE Transactions 2016
- [28] M. Setti, M. Ouassaid and M. Cherkaoui, "New power efficient seven-level inverter topology controlled by flexible nearest level modulation," 2017

International Conference on Electrical and Information Technologies (ICEIT), Rabat, 2017, pp. 1-6.doi: 10.1109/EITech.2017.8255249

 [29] M. S. Varna and J. Jose, "Seven level inverter with nearest level control," 2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE), Coimbatore, 2014,7.doi:10.1109/ICGCCEE.2014.6922346