

Non-isolated resonant link DC–DC converter for use with GaN devices

eISSN 2051-3305
Received on 21st June 2018
Accepted on 27th July 2018
E-First on 20th May 2019
doi: 10.1049/joe.2018.8066
www.ietdl.org

Maria Orr¹ ✉, Stephen Finney¹, Derrick Holliday²

¹Institute for Energy Systems, School of Engineering, The University of Edinburgh, UK

²Power Electronics, Drives and Energy Conversion (PEDEC), University of Strathclyde, UK

✉ E-mail: maria.orr@ed.ac.uk

Abstract: As new wide band-gap (WBG) devices are developed and improved, new topologies and control schemes are required to take advantage of the ultra-fast switching turn on/off speeds that are now available, without the limitations of switching losses and unacceptable EMI from fast switching transitions. This paper presents a non-isolated DC–DC resonant link converter that allows for soft switching over an extended load range that is particularly suited to GaN devices.

1 Introduction

The development of wide band-gap (WBG) devices provides an opportunity to dramatically increase the achievable switching frequencies in switch-mode power supplies. However, the incorporation of WBG devices in high-frequency hard-switched converters is limited by both the switching losses and the EMI resulting from the fast switching transitions [1, 2], in addition to the EMI generated at high switching frequencies by circuit parasitics. Thus to fully utilise their ultra-fast turn on/off times in EMI sensitive environments, WBG devices are inherently suited to soft-switched topologies. Additionally, the use of resonant passive components can allow circuit and device parasitics to be incorporated into the circuit design, further reducing EMI.

The WBG resonant converters can exploit device capacitance to achieve both low switching loss and controlled EMI. However, output voltage control of these converters requires a variable switching frequency, limiting the soft-switching load range, and resulting in unavoidable spread-spectrum switching harmonics. The resonant link converter offers the potential to exploit the ultra-fast switching capability of resonant WBG converters, while maintaining PWM-type control of the output voltage by generating high-frequency resonant pulses.

Additionally, resonant topologies generally require devices and components to be rated up to 2.5 times the supply voltage, however the clamping circuit in the resonant link topology reduces this to as low as 1.2 times the supply voltage. [3]

Much of the current research into the use of GaN switches in resonant topologies has focused on variants of the LLC converter and wireless power transfer applications [2, 4–7]. While the DC–DC resonant link converter also utilises a resonant tank, it is a non-isolated topology that does not require an output rectifier.

An 150 W 50 V to 20 V converter operating at a resonant switching frequency of 100 kHz using standard silicon devices has been simulated at the device level to demonstrate the concept. An 150 W 50 V to 20 V converter operating at a resonant switching




Fig. 1 Resonant Link Topology

frequency 1 MHz has also been simulated to show that converter frequency is scalable and, therefore, suitable for use with GaN devices.

2 Operation

The DC–DC non-isolated resonant link converter, as shown in Fig. 1, is a continuation of the resonant link concept, originally utilised for soft-switched resonant inverters. It uses a resonant tank to deliver energy in high-frequency pulses that together form a PWM waveform [3, 8–13] as shown in Fig. 2. This approach results in a combination of near ZVS (zero-voltage switching) and ZCS (zero-current switching) over a wide range of input and load conditions as neither the on- or off-time of the duty cycle is restricted by the resonant frequency.

The achievable voltage resolution at the load is dependent on the number of pulses per PWM duty cycle. Thus, depending on the application, the resonant frequency must be several times higher than the duty cycle frequency. For the power density of the DC–DC resonant link converter to be comparable to other soft-switched topologies such as the LLC converter, the desired switching frequency of the resonant tank would be in the region of 2–3 MHz, hence why this topology is suited to WBG devices [14].

Fig. 3 shows the conduction modes of the resonant link circuit and Fig. 4 shows the output from the resonant tank over the five stages of the resonant pulse. For the purpose of this analysis, the converter is assumed to be operating in CCM, in a steady-state condition with ideal components.

2.1 Stage 1: t_0-t_1

Initially, the load is short-circuited and the voltage at the output of the resonant tank is zero. This is the off-period for the pulsed PWM waveform. When the duty cycle changes to the 'ON' condition, Q_2 and Q_3 are turned on. This short-circuits the resonant link inductor L_1 to ground, reversing the current in switch Q_4 allowing the inductor to charge. The turn-on losses in Q_3 and Q_4 are significantly reduced by the limited current rise allowed by the resonant inductor, resulting in near ZCS switching.

2.2 Stage 2: t_1-t_2

During this period, the L_1 is short-circuited, the purpose being to charge the inductor to an initial current value, $I_{L,charge}$. If the circulating current in the inductor is not high enough, there will not be enough energy in the LC tank to resonate C_1 during Stage 3.

The length of time the inductor is short-circuited during each resonant cycle is referred to as the 'dwell time' and is estimated




Fig. 2 Pulsed PWM

using (1). However, the turn-on and turn-off characteristics of the switch must also be considered.

$$v_s = v_{L1} = L1 \frac{d}{dt}(i_{L1}) \Rightarrow \delta t = L1 \frac{i_{L1, \text{charge}}}{v_s} \quad (1)$$

2.3 Stage 3: t_2 – t_3

When the current in the inductor is high enough, $Q4$ is turned off and the LC tank begins to resonate. The voltage across the $C2$ will increase until it reaches the supply voltage (v_s). At this point, the body diode of $Q1$ will begin to conduct.

During this stage, the resonant capacitor voltage is given by (2) and resonant inductor current is given by (3). Thus, the rise time for the voltage across C_2 can be calculated.

$$V_{C2}(t) = v_s - V_s \cos\left(\frac{1}{\sqrt{C_2 L_1}} t\right) - \frac{I_{L1}(0) \sqrt{L_1} \sin(t/\sqrt{C_2 L_1})}{\sqrt{C_2}} + \frac{I_{OUT} \sqrt{L_1} \sin(t/\sqrt{C_2 L_1})}{\sqrt{C_2}} \quad (2)$$

$$I_{L1}(t) = I_{OUT} + I_{L1}(0) \cos\left(\frac{1}{\sqrt{C_2 L_1}} t\right) - \frac{I_{OUT} \sqrt{L_1} \cos((t/\sqrt{C_2 L_1})t)}{\sqrt{L_1}} + \frac{V_s \sqrt{C_2} \sin((t/\sqrt{C_2 L_1})t)}{\sqrt{L_1}} \quad (3)$$

2.4 Stage 4: t_3 – t_4

The circuit clamp is now engaged. As the circuit resonates, the current flowing through $Q1$ will reverse polarity. The clamp switch is turned on when the clamp current reaches zero, resulting in near ZVS and ZCS. The voltage across $C2$ now resonates back down to the supply voltage. When $C1$ is fully discharged, $Q1$ is turned off.

$$v_{C1}(t) = \frac{\sin(t/\sqrt{L_1(C_1 + C_2)}) L_1 (i_{L1}(0) - i_{out})}{\sqrt{L_1(C_1 + C_2)}} \quad (4)$$

$$i_{L1}(t) = i_{out} + \cos\left(\frac{t}{\sqrt{L_1(C_1 + C_2)}}\right) (i_{L1}(0) - i_{out}) \quad (5)$$

2.5 Stage 5: t_4 – t_5

Once $Q1$ has been turned off, the voltage across $C2$ resonates to 0 V and $S4$ is turned on under ZVS. If the duty cycle is in the ‘ON’ condition, the circuit continues to stage 2 and the inductor begins to charge again. If the duty cycle is in the ‘OFF’ condition, $Q2$ and $Q3$ are turned off and the circuit reverts to stage 1.

3 Design considerations and component choice

The operation of this circuit presents challenges with regard to the level of precision required for the gating signals. Control of the circuit can be simplified by using standard control techniques at a lower frequency to regulate the duty cycle and a high-frequency control loop to regulate the resonant link circuit. The required dwell time must also be calculated every duty cycle. The high speed control of the resonant link circuit can be implemented with an FPGA and the lower frequency control loop can be implemented on a DSP or an emulated C core on the FPGA.

The primary limitation to the resonant link circuit is the achievable voltage resolution at the load; however, this could be greatly improved with some frequency dithering in the duty cycle, this is also desirable from an EMI perspective.

There are several key design choices that must be considered when sizing passive components for the resonant link circuit; desired duty cycle frequency, desired resonant frequency, allowable overshoot, allowable circulating current, dwell time, and nominal load.

3.1 Circulating current, load current, and dwell time

One of the drawbacks to the resonant link DC–DC converter, as with other resonant topologies [15], is the high circulating current required for its operation resulting in poor low-load performance. However, the circulating current can be minimised by accurate calculation of the required dwell time at the beginning of each PWM ‘ON’ period. The dwell time is obtained using (2). The $I_{L1}(0)$ component must be larger than the I_{OUT} component of the sin wave. In practice, the $I_{L1}(0)$ must always be 10–20% larger than the calculated values to account for conduction losses. $I_{L1}(0)$ can then be used to calculate dwell time for a given V_{IN} and load current by applying (1).

3.2 Resonant frequency

The resonant frequency of the circuit is defined as $1/(t_1 \rightarrow t_5)$, meaning that the resonant frequency of the circuit is dependent on the load current. While the resonant pulse spans four switching conditions, the period of the pulse is dominated by stage 3 when the clamp is engaged. The maximum possible period for Stage 4 is half of the period of (4).

$$f_{\text{resonant}} = \frac{1}{4\pi\sqrt{L_1(C_1 + C_2)}} \quad (6)$$

Thus, an approximation of the minimum resonant frequency for a particular set of passive components can be given by (6).

3.3 Overshoot

The overshoot above the supply voltage seen in Stage 3 is dictated by (3).

The size of the clamp capacitor in comparison with the resonant inductor is key design trade-off that must be considered. A larger clamp capacitor reduces the voltage overshoot above the supply voltage but requires a larger circulating current to resonate, increasing conduction losses and reducing efficiency.

3.4 Duty cycle frequency

The maximum achievable duty cycle frequency is dictated by the load requirements and the maximum resonant frequency. Thus, in order for the duty cycle frequency to remain constant over a range of loads, it must be at least an order of magnitude higher than the maximum resonant frequency; i.e. there are at least 10 resonant pulses per duty cycle period. This is to ensure that output voltage can be controlled to a high level of accuracy. If some change in the duty cycle frequency is allowable, the output voltage can be controlled more accurately with a fewer number of pulses per duty cycle.




Fig. 3 Conduction Modes

(a) Stage 1: t_0-t_1 , (b) Stage 2: t_1-t_2 , (c) Stage 3: t_2-t_3 , (d) Stage 4: t_3-t_4 and (e) Stage 5: t_4-t_5




Fig. 4 Resonant Pulse Current and Voltage

4 100 kHz resonant link PSipec simulation

A 160 W 50 V to 20 V converter has been simulated using Infineon IPA086N10N3 MOSFET PSipec device models in SIMetrix. The control for the resonant link circuit has been implemented using discrete logic models. The propagation delay of the logic model was set to the predicted propagation delay of the control scheme implemented on an FPGA. Fig. 5 shows the simulated resonant pulse current and voltage. Table 1 shows the circuit details, and Table 2 shows the component values used in the simulation.

4.1 Losses

As can be seen from Table 3, the losses in the converter can almost be entirely attributed to conduction losses. The switch with the highest losses is Q_4 as it is connected directly to ground during Stage 1. Q_3 experiences some switching losses as it is not entirely soft-switched.

4.2 Switching transitions

- Q_1 Switching Transitions:** Fig. 6 shows the turn-on and turn-off switching transitions for Q_1 . Both turn-off and turn-on switching transitions occur under ZVS conditions as C_1 is fully discharged and the dv/dt is limited by the frequency of the resonant tank.
- Q_2 Switching Transitions:** Fig. 6 shows the turn-on and turn-off switching transitions for Q_2 . Both the turn-on and turn-off of transitions occur under ZCS conditions.
- Q_3 Switching Transitions:** Fig. 7 shows the turn-on and turn-off switching transitions for Q_3 . Q_3 turn-off occurs under ZVS as C_2 is fully discharged. There are some switching losses across Q_3 during turn on because Q_4 is conducting the load current and as Q_3 turns on, this current reverses causing ring on the switch.
- Q_4 Switching Transitions:** Fig. 7 shows the turn-on and turn-off switching transitions for Q_4 . Both turn-off and turn-on switching transitions occur under ZVS conditions. During turn-off, the dv/dt across the switch is limited by the resonant tank, and during turn-on, C_2 is fully discharged allowing Q_4 to turn-on under ZVS. Tables 4 and 5.

5 1 MHz DC-DC resonant link converter PSipec simulation

A 1 MHz resonant link converter was simulated in SIMetrix using Spice switch models for the GaN Systems 100 V, 90 A GaN device (GS61008P), the details of which are shown in IV. The converter operates at an efficiency of 96.4% showing that the increased switching frequency had no effect on efficiency. The GaN switch model used in this simulation has a lower on-state resistance, and the smaller passive components allowed for lower conduction losses. Fig. 8 shows resonant pulse, output voltage, and output current.

6 Hardware

For hardware and control verification, both the 100 kHz and 1 MHz resonant converters presented here will be built and tested. The 100 KHz converter will have the capability to switch between different values of C_1 and C_2 allowing for the efficiency of the converter to be examined at different resonant frequencies while using the same devices. This will present several practical challenges including high-speed current sensing, driving the devices, and high-speed control.

7 Conclusion

These simulations have shown the resonant link can achieve soft-switching and high efficiency. This converter topology could be used to manage the EMI generated as the result of ultra-fast switching transitions. However, the control of this converter is very complex and sensitive to propagation delay. Any mistimed




Fig. 5 100 kHz resonant pulse voltage, output current and output voltage

Table 1 100 kHz resonant link

Resonant link circuit details	
resonant frequency	100 kHz
power rating	152 W
PWM frequency	20 kHz
V_{IN}	50 V
V_{LOAD}	20 V
load current	7.6 A

Table 2 100 kHz resonant link component values

Resonant link passive components		
L1	3 μ H	20 m Ω ESR
C1	2 μ F	3 m Ω ESR
C2	10 nF	3 μ Ω ESR
LC filter values		
L2	200 μ H	100 m Ω ESR
C3	10 μ F	100 m Ω ESR

Table 3 100 kHz resonant link losses

Resonant Link Circuit: Losses Break Down		
overall efficiency	95.7%	—
L1	721 mW	—
LC Filter	1467 mW	—
—	Conduction losses	Switching losses
Q1 Losses	269 mW	114 mW
Q2 Losses	435 mW	131 MW
Q3 Losses	326 mW	211 MW
Q4 Losses	412 mW	218 mW

switching signals can result in large overshoots and excessive ringing. Future work will include hardware verification of the simulation results presented here.




Fig. 6 Q1 and Q2 switching transitions




Fig. 7 Q3 and Q4 switching transitions

8 References

- [1] Han, D., Li, S., Lee, W., *et al.*: 'Trade-off between switching loss and common mode EMI generation of GaN devices-analysis and solution'. Conf. Proc. IEEE Applied Power Electronics Conf. and Exposition - APEC, Tampa, FL, USA, 2017, pp. 843–847
- [2] Amin, A., Shousha, M., Prodic, A., *et al.*: 'A transformerless dual active half-bridge DC-DC converter for point-of-load power supplies'. 2015 IEEE Energy Conversion Congress and Exposition, ECCE 2015, Montreal, Canada, 2015, pp. 133–140
- [3] Simonelli, J.M., Torrey, D.A.: 'An alternative bus clamp for resonant DC-link converters', *IEEE Trans. Power Electron.*, 1994, **9**, (1), pp. 56–63
- [4] Kkelis, G., Yates, D.C., Mitcheson, P.D.: 'Multi-frequency class-D inverter for rectifier characterisation in high frequency inductive power transfer systems'. pp. 1–6
- [5] Sha, Y., Chen, W., Qi, H., *et al.*: 'Research of active EMI filter for Gallium Nitride based high frequency resonant converter'. 2016 Asia-Pacific Int. Symp. on Electromagnetic Compatibility, APEMC 2016, Shenzhen, China, 2016, pp. 491–494
- [6] Letellier, A., Dubois, M.R., Trovão, J.P.: 'Gallium nitride semiconductors in power electronics for electric vehicles: advantages and challenges'. 2015
- [7] Sun, J., Chen, W., Yang, X.: 'EMI prediction and filter design for MHz GaN based LLC half-bridge converter'. 2016 IEEE 8th Int. Power Electronics and

Table 4 100 kHz resonant link

Resonant link circuit details	
resonant frequency	1 MHz
power rating	151 W
PWM frequency	150 kHz
V_{IN}	50 V
V_{LOAD}	21 V
load current	7.1 A

Table 5 100 kHz resonant link component values

1 MHz DC-DC resonant link passive components		
L1	300 nH	1 M Ω ESR
C1	2 μ F	1 m Ω ESR
C2	200 nF	1 m Ω ESR
LC filter values		
L2	200 μ H	100 m Ω ESR
C3	10 μ F	100 m Ω ESR




Fig. 8 1 MHz resonant pulse voltage, output current and output voltage

Motion Control Conf., IPPEMC-ECCE Asia 2016, Hefei, China, 2016, pp. 297–304

- [8] Florian, C., Mastri, F., Paganelli, R.P., *et al.*: 'Theoretical and numerical design of a wireless power transmission link with GaN-based transmitter and adaptive receiver', *IEEE Trans. Microw. Theory Tech.*, 2014, **62**, (4), pp. 931–946
- [9] Divan, D.M.: 'The resonant DC link converter - A New concept in static power conversion', *IEEE Trans. Ind. Appl.*, 1989, **25**, (2), pp. 317–325
- [10] Divan, D.M., Skibinski, G.: 'Zero-switching-loss inverters for high-power applications', *IEEE Trans. Ind. Appl.*, 1989, **25**, (4), pp. 634–643
- [11] Eng, C., Gifu, Y., Eng, C., *et al.*: 'Current pulse control of high frequency series resonant DC link power converter'. 1989
- [12] Divan, D.M., Venkataraman, G., DeDoncker, R.W.A.A.: 'Design methodologies for soft switched inverters', *IEEE Trans. Ind. Appl.*, 1993, **29**, (1), pp. 126–135
- [13] Lipo, T.A., Madison, W.: 'High frequency series resonant DC LINK POWER CONVERSION'. 1988
- [14] Ujita, S., Kinoshita, Y., Umeda, H., *et al.*: 'A compact GaN-based DCDC converter IC with high-speed gate drivers enabling high efficiencies'. Proc. of the Int. Symp. Power Semiconductor Devices and ICs, Waikoloa, HI, USA, 2014, pp. 51–54
- [15] Nan, C., Ayyanar, R.: 'Dual active bridge converter with PWM control for solid state transformer application'. 2013 IEEE Energy Conversion Congress and Exposition, ECCE 2013, Denver, CO, USA, 2013, pp. 4747–4753