# Journal Pre-proofs

Channel Mobility and Contact Resistance in Scaled ZnO Thin-Film Transistors

A.H. Mohamed, N.A. B. Ghazali, H.M. H. Chong, R.J. Cobley, L. Li, K. Kalna

PII: S0038-1101(20)30075-7


DOI: https://doi.org/10.1016/j.sse.2020.107867

Reference: SSE 107867

To appear in: Solid-State Electronics

Received Date: 23 February 2020

Accepted Date: 8 June 2020



Please cite this article as: Mohamed, A.H., B. Ghazali, N.A., H. Chong, H.M., Cobley, R.J., Li, L., Kalna, K., Channel Mobility and Contact Resistance in Scaled ZnO Thin-Film Transistors, *Solid-State Electronics* (2020), doi: https://doi.org/10.1016/j.sse.2020.107867

This is a PDF file of an article that has undergone enhancements after acceptance, such as the addition of a cover page and metadata, and formatting for readability, but it is not yet the definitive version of record. This version will undergo additional copyediting, typesetting and review before it is published in its final form, but we are providing this version to give early visibility of the article. Please note that, during the production process, errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

© 2020 Published by Elsevier Ltd.

# Channel Mobility and Contact Resistance in Scaled ZnO Thin-Film Transistors

A. H. Mohamed<sup>a</sup>, N. A. B. Ghazali<sup>b</sup>, H. M. H. Chong<sup>c,d</sup>, R. J. Cobley<sup>e</sup>, L. Li<sup>e</sup> and K. Kalna<sup>a</sup>

#### ARTICLE INFO

Keywords: Thin-Film Transistors Transmission Line Method Remote Plasma Atomic Layer Deposition Density Functional Theory

#### ABSTRACT

ZnO thin-film transistors (TFTs) with scaled channel lengths of 10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m exhibit increasing intrinsic channel electron mobility at a gate bias of 10 V (15 V) from 0.782 cm²/Vs (0.83 cm²/Vs) in the 10  $\mu$ m channel length TFT to 8.9 cm²/Vs (19.04 cm²/Vs) for the channel length scaled down to 2  $\mu$ m. Current-voltage measurements indicate an n-type channel enhancement mode transistor operation, with threshold voltages in the range of 8.4 V to 5.3 V, maximum drain currents of 41  $\mu$ A/ $\mu$ m, 96  $\mu$ A/ $\mu$ m, 193  $\mu$ A/ $\mu$ m, and 214  $\mu$ A/ $\mu$ m at a gate bias of 10 V, and breakdown voltages of 80 V, 70 V, 62 V, and 59 V with respect to channel lengths of 10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m. The channel electron mobility (excluding contact resistance) is extracted by the transmission line method (TLM) from the effective electron mobility (including contact resistance). The contact sheet resistance of 4.6 × 10<sup>5</sup>  $\Omega$ /sq extracted from the measurements, which is 3.5× larger than the contact sheet resistance of 1.3 × 10<sup>5</sup>  $\Omega$ /sq obtained from the DFT calculation and the 1D self-consistent Poisson-Shrödinger simulation, largely limits the drive current in the scaled ZnO TFTs.

## 1. Introduction

ZnO is intensively studied as an alternative channel material for semiconductor TFTs due to its distinctive material properties having a direct wide band gap of 3.37 eV [1], an electron mobility in the range of 1-100 cm<sup>2</sup>/Vs at room temperature, and a relatively large breakdown voltage in the range between 50 V-75 V [2]. The most appealing advantages of ZnO are low cost fabrication, low thermal resistance, low temperature processing, high resistance to radiation damage, piezoelectricity, and technological compatibility with Si [3]. Lately, ZnO was considered as a promising semiconductor material for complementary metal oxide semiconductor (CMOS) technology [4] and integrated circuits [5]. However, many challenges remain that hold back the actual implementation of this promising material. One of the major challenges is a low effective (including contact resistance) electron mobility as well as a low channel (excluding contact resistance) electron mobility in TFTs [5, 6]. Currently, there is no full comprehension of the physical mechanisms behind a relatively low electron mobility despite a known presence of high density of interface traps [7, 8].

In this paper, we study electrical characteristics of ZnO TFTs with scaled channel lengths (10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m) fabricated by a top-down approach, the remote plasma atomic layer deposition (ALD) [4]. Our ZnO TFTs exhibit an *n*-channel enhancement mode operation with a large drain current saturation in the range of 5–25  $\mu$ A/ $\mu$ m. The set of

a.h.mohamed@swansea.ac.uk (A.H. Mohamed)
ORCID(s): 0000-0003-0327-8940 (A.H. Mohamed);
0000-0002-2879-3618 (N.A.B. Ghazali); 0000-0002-7110-5761 (H.M.H.
Chong); 0000-0003-4833-8492 (R.J. Cobley); 0000-0003-4630-7692 (L. Li);
0000-0002-6333-9189 (K. Kalna)

scaled channel lengths allows us to extract a contact resistance, and effective (which includes an external resistance) and channel (which excludes an external resistance) electron mobility as a function of the gate voltage. The extracted intrinsic channel mobility is a better representative of device performance because a typically reported low electron mobility in ZnO TFTs using transconductance method [6] is due to a large contact resistance. Our study investigates the impact of the scaled channel length at two gate voltages on significant device parameters such as threshold voltage  $(V_{Th})$ , drain induced barrier lowering (DIBL), sub-threshold swing (SS), on-current  $(I_{On})$ , leakage current  $(I_{Off})$ , on/off ratio, contact resistance, and effective and channel electron mobility. Finally, physically based simulations using a new approach combining density functional theory (DFT) calculations with quantum transport simulations at the interface between metal and semiconductor predict a theoretical limit of the contact sheet resistance.

# 2. ZnO Thin-Film Transistors Fabrication Process

The ZnO TFTs are fabricated on a *p*-type silicon wafer acting as a back-gate as shown in Fig. 1(a). A 100 nm SiO<sub>2</sub> layer is grown by dry thermal oxidation as a gate insulator. ZnO is deposited at 190°C using remote plasma ALD by Oxford Instrument Plasma Technology (OIPT) Flex Al system with diethyl zinc as a precursor with a RF power of 100 W, a pressure of 80 mTorr, and an O<sub>2</sub> flow of 60 sccm as shown in Fig. 1(b). The advantage of using the remote plasma ALD technique compared to water-based oxidation [4] is the reduction of OH impurities which can increase film resistivity [4]. The ZnO thin film is defined by photo-lithography


<sup>&</sup>lt;sup>a</sup>Nanoelectronic Devices Computational Group, College of Engineering, Swansea University, Swansea, SA1 8EN, Wales, United Kingdom

<sup>&</sup>lt;sup>b</sup>School of Electrical and Electronic Engineering, Universiti Sains Malaysia, 14300, Nibong Tebal, Penang, Malaysia

<sup>&</sup>lt;sup>c</sup>School of Electronics and Computer Science, University of Southampton, SO17 1BJ, England, United Kingdom

<sup>&</sup>lt;sup>d</sup>School of Material Science, Japan Advanced Institute of Science and Technology, 1-1 Asahidai, Nomi, Ishikawa 923-1292, Japan

<sup>&</sup>lt;sup>e</sup>College of Engineering, Swansea University, Swansea, SA1 8EN, Wales, United Kingdom



**Figure 1:** Top-down fabrication process of ZnO TFTs: (a)  $SiO_2$  thermally grown through a dry oxidation with a thickness of 100 nm, (b) ZnO thin film deposited in the remote plasma ALD technique, (c) a 3D schematic structure of the fabricated ZnO TFT, (d) the SEM image of the ZnO TFT with Al pads which serve as contacts.

and anisotropic inductive coupled plasma (ICP) etching based on CHF<sub>3</sub> gas chemistry. Finally, a 500 nm thick Al metal electrode is deposited by an electron beam evaporation and lift-off as top source and drain contacts [4]. A scanning electron microscope (SEM) image of the fabricated device is shown in Fig. 1(d).

# 3. Device Characteristics and Mobility

Fig. 2 shows output  $(I_D-V_D)$  characteristics of ZnO TFTs with different channel lengths of 10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m, and 2 µm measured at room temperature. The devices exhibit an *n*-type operation mode in the range of  $V_D = 0.20 \text{ V}$  [9]. The output characteristics show a well-distinguished linear region at a low drain bias and a saturation region at a high drain bias [10]. At the high gate bias ( $V_G = 10 \text{ V}$ ), the maximum drain current  $(I_D)$  increases proportionally to the decrease in a channel length  $(L_{ch})$  from 10  $\mu$ m to 2  $\mu$ m. The maximum drain currents for 10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m are  $40.5 \,\mu\text{A}/\mu\text{m}$ ,  $96.0 \,\mu\text{A}/\mu\text{m}$ ,  $192.9 \,\mu\text{A}/\mu\text{m}$ , and  $214.4 \,\mu\text{A}/\mu\text{m}$ , respectively, when the currents are normalised by a device width ( $W = 10 \mu m$ ). As the source/drain voltage increases, the channel/drain depletion region shifts to the source side and electrons in the channel are quickly drifted to the drain. When the channel length of the ZnO TFTs is scaled down by decreasing the distance between the source and the drain, the electric field along the channel increases leading to an increase in acceleration of electrons by the electric field in the channel. Consequently, the injection of electrons from the source into the channel becomes a more efficient due to the same increase in electric field since the electrons gain a larger kinetic energy to overcome Schottky barrier height between the metal and the semiconductor by thermionic transport and tunnelling. This increase in the electron velocity accompanied by an increase in electron density in the channel, due to the more efficient electron injection from the contacts, increases the maximum drain current [9].

To study the impact of the channel length scaling on device performance, Fig. 3 illustrates the transfer characteristics  $(I_{\rm D}\text{-}V_{\rm G})$  at a fixed drain bias of 5 V for different channel





Figure 2: Output  $I_{\rm D}$ - $V_{\rm D}$  characteristics from  $V_{\rm G}=0$  V to 10 V with a step of 1 V for ZnO TFTs with different channel lengths ( $L_{\rm ch}$ ) of (a) 10  $\mu$ m, (b) 5  $\mu$ m, (c) 4  $\mu$ m, and (d) 2  $\mu$ m.



**Figure 3:** Transfer  $I_{\rm D}\text{-}V_{\rm G}$  characteristics under a fixed drain bias of 5 V for (a) 10  $\mu$ m, (b) 5  $\mu$ m, (c) 4  $\mu$ m, and (d) 2  $\mu$ m channel length ZnO TFTs. The width of the all TFTs is 10  $\mu$ m.

lengths of  $L_{\rm ch} = 10 \ \mu \rm m, \ 5 \ \mu m, \ 4 \ \mu m, \ and \ 2 \ \mu m.$  The subthreshold region exhibits approximately a linear behaviour of the drain current on logarithmic scale which indicates well behaved transistor characteristics with a small leakage current. Transistors with channel lengths of 10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m have sub-threshold slopes of 1.67 V/dec, 0.75 V/dec, 0.57 V/dec, and 0.41 V/dec, respectively. These sub-threshold slopes are relatively large when compared to the ideal slope of Si MOSFET of 60 mV/dec at room temperature but will provide a relatively low leakage current and a good on/off ratio in low-power applications (with respect to the on-current and the breakdown voltage). The decrease in the sub-threshold slope follows the decrease in the channel length [9]. In the sub-threshold region, drain current  $(I_D)$ is dominated by a diffusion transport of carriers and is inversely proportional to  $L_{\rm ch}$  [9]. To evaluate a performance of the scaled ZnO TFTs in circuits, the  $I_{\mathrm{On}}/I_{\mathrm{Off}}$  ratio is extracted by comparing the maximum drain current  $(I_{On})$  as a function of the gate voltage  $(V_G)$  against the drain current  $(I_{\mathrm{Off}})$  at the gate voltage equal to zero (all the TFTs are enhancement mode). The  $I_{\rm On}/I_{\rm Off}$  ratios are 1.5 ×10<sup>4</sup>, 4.2 ×10<sup>4</sup>, 5.3 ×10<sup>4</sup>, and 8.3 ×10<sup>4</sup> for channel lengths of




Figure 4: (a) Variation of threshold voltage  $(V_{Th})$  as a function of the channel length. (b) The drain induced barrier lowering (DIBL) of ZnO TFTs versus the channel length of  $L_{\rm ch}=10~\mu{\rm m}$ , 5  $\mu{\rm m}$ , 4  $\mu{\rm m}$ , and 2  $\mu{\rm m}$ .

 $L_{\rm ch} = 10 \ \mu \rm m, \ 5 \ \mu m, \ 4 \ \mu m, \ and \ 2 \ \mu m, \ respectively, \ which$ provides solid on/off ratios for switching in digital and analogue low-power applications. The  $I_{\rm On}/I_{\rm Off}$  ratio decreases with the channel length decrease also because the threshold voltage shifts toward larger positive values [10]. Fig. 4(a) shows an extracted threshold voltage  $(V_{Th})$  versus the channel length. The threshold voltage for the 10  $\mu$ m and the 5  $\mu$ m channel length ZnO TFTs are 8.43 V and 7.07 V, respectively. When the channel length decreases further to 4  $\mu$ m and 2  $\mu$ m, the threshold voltage decreases to 6.84 V and to 5.30 V, respectively. The decrease in the threshold voltage with a decrease in the channel length is caused by the increase in electron density in the channel. Thus, it becomes easier to create an accumulation channel for a given gate bias [11]. When the long channel length (10  $\mu$ m) transistor is compared to the short channel length (2  $\mu$ m) transistor, the threshold voltage decreases by 37 %.

The Schottky barrier height in the transistor channel is controlled by both the gate-to-source voltage ( $V_G$ ) and the drain-to-source voltage ( $V_D$ ). If the drain voltage is increased, the potential barrier in the channel decreases, leading to a drain-induced barrier lowering (DIBL).

The DIBL is determined using a transistor theory from the physics of semiconductor devices by the relation [10]:

$$DIBL = \frac{V_{Th}^{DD} - V_{Th}^{Low}}{V_{DD} - V_{D}^{Low}}$$
 (1)

where  $V_{\mathrm{Th}}^{\mathrm{DD}}$  is the threshold voltage measured at a supply voltage  $V_{\mathrm{DD}}$ , and  $V_{\mathrm{Th}}^{\mathrm{Low}}$  is the threshold voltage measured at a low drain voltage  $V_{\mathrm{D}}^{\mathrm{Low}}$ .

The experimental results for the DIBL versus channel lengths ( $L_{\rm ch}$ ) for 10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m of ZnO TFTs are plotted in Fig. 4(b). As the channel becomes shorter, the DIBL becomes more pronounced. By decreasing the channel length, the space charge at the drain will interact with that at the source which leads to a potential barrier lowering in a space between the source and the channel [11].

Finally, a breakdown voltage has been measured in carefully designed experiments to protect device functionality from unexpected burn out due to undue large applied bias [4]. In practice, the drain bias is increased in small steps until the drain current starts to quickly increase. This exponential-





Figure 5: Output  $I_{\rm D}$ - $V_{\rm D}$  characteristic of a ZnO TFTs with a channel length of  $L_{\rm ch}=10~\mu{\rm m}$ , 5  $\mu{\rm m}$ , 4  $\mu{\rm m}$ , and 2  $\mu{\rm m}$  at fixed gate voltages starting from  $V_{\rm G}=9$  V exhibiting a breakdown voltage of 79.91 V, 70.07 V, 64.68 V, and 58.85 V.

like increase in the drain current [13] results from the impact ionisation process taking place where the largest electric field occurs, typically close to the drain contact. The impact ionisation causes a very large generation of electrons in a chain-like reaction leading ultimately to the device breakdown. The results from the investigation of breakdown voltage are shown in Fig. 5. Devices with channel lengths of  $10~\mu m$ ,  $5~\mu m$ ,  $4~\mu m$ , and  $2~\mu m$  have exhibited breakdown voltages of 79.91 V, 70.07 V, 61.68 V, and 58.85 V, respectively. These are relatively high breakdown voltages which are very promising for circuit applications with high drive voltage requirements such as a display panel and a diode [4].

The total resistance,  $R_{\text{Tot}}$ , has been extracted from the linear region of  $I_D$ - $V_D$  characteristics for different channel lengths ( $L_{\rm ch}$ ) of 10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m and 2  $\mu$ m at two gate biases (10 V and 15 V). In order to normalise the total resistance, the value of  $R_{\text{Tot}}$  is multiplied by a device width (W =10  $\mu$ m) to obtain a value in  $\Omega$ .cm<sup>2</sup>. Fig. 6(a) shows the normalised total resistance for all transistors for the 10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m channel lengths at two gate biases of 10 V and 15 V which will be used in the transmission line method (TLM) [12] to extract carrier mobility. The normalised total on-resistance is found to be decreasing from  $0.3659 \ \Omega.\text{cm}^2$  at  $V_G = 10 \text{ V}$  to almost  $0.297 \ \Omega.\text{cm}^2$  when compared to the one measured at  $V_{\rm G} = 15$  V. The normalised total resistance for the 10  $\mu$ m channel length ZnO TFT is three times larger than the total resistance resistance for the  $2 \mu m$  channel length device (the normalised total resistance becomes proportional to the channel length). When electric field increases in the channel region as the result of scaling down the source-to-drain distance or as the result of increase in the drain bias, electrons in the channel will gain a large kinetic energy. These electrons with a large kinetic energy will overcome Schottky barrier between metal and semiconductor by thermionic transport and tunnelling more efficiently



**Figure 6:** (a) Total and (b) contact resistances versus the gate voltage at two different gate biases ( $V_{\rm G}=10$  V and 15 V). The inset schematics show a diagram of resistances by the contacts and the channel in the ZnO TFTs (left) and the resistances set over the device structure (right).

thus lowering access resistance [9, 14]. The lower access resistance leads to more electrons to contribute to the channel transport, increasing electron density in the channel.

The total resistance,  $R_{\text{Tot}}$ , can be expressed linearly with dependence on the channel length. The contact resistance  $R_{\rm C}$  can be calculated using results from the TLM assuming that the normalised total resistance is independent of the potential drop across contacts at the source and the drain [14] and its change is only proportional to the channel length. Contact resistance per channel length presented in Fig. 6(b) is extracted from the slope of the drain current versus the drain voltage  $(I_D-V_D)$  at two different gate voltages (10 V and 15 V). The contact resistance is  $7.2 \times 10^{-2} \Omega \text{.cm}^2$  at a gate voltage of 10 V. When the gate voltage is increased to 15 V, the contact resistance reduces to  $0.177 \times 10^{-2} \Omega \text{.cm}^2$ , a decrease of 106.78 %. When the gate voltage increases from 10 V to 15 V, injection of charge becomes a more efficient thanks to increased kinetic energy of electrons contribute into carrier transport along the channel [15, 16] as described before.

The effective mobility,  $\mu_{\rm eff}$ , is determined from the linear regime using the conventional equation for MOSFETs in the approximation when  $V_{\rm D} \ll (V_{\rm G} - V_{\rm Th})$  [9]:

$$I_D = \mu_{\text{eff}} C_{\text{Tot}} \frac{W}{L} \left[ (V_{\text{G}} - V_{\text{Th}}) V_{\text{D}} - \frac{V_{\text{D}}^2}{2} \right]$$
 (2)

Eq. (2) can be simplified in a linear region by neglecting a quadratic term as:

$$I_D = \mu_{\text{eff}} C_{\text{Tot}} \frac{W}{L} (V_{\text{G}} - V_{\text{Th}}) V_D \tag{3}$$

and then re-written as:

$$\mu_{\rm eff} = \frac{I_{\rm D}}{V_{\rm D}} \frac{L}{W C_{\rm Tot}} \frac{1}{(V_{\rm G} - V_{\rm Th})}$$
 (4)

or:

$$\mu_{\rm eff} = \frac{1}{R_{\rm Tot}} \frac{L}{W C_{\rm Tot} (V_{\rm G} - V_{\rm Th})} \tag{5}$$

where  $R_{\text{Tot}} = \frac{V_{\text{D}}}{I_{\text{D}}}$  is the slope, W is the width of the device, L is the channel length, and  $C_{\text{Tot}}$  is the total gate capacitance per area. The total gate capacitance consists of two

capacitances in series, the  $SiO_2$  capacitance,  $C_{ox}$ , and the capacitance of the *p*-type Si substrate,  $C_{Si}$ . Therefore, the total gate capacitance for the device can be described as:

$$\frac{1}{C_{\text{Tot}}} = \frac{1}{C_{\text{ox}}} + \frac{1}{C_{\text{Si}}} \tag{6}$$

where

$$C_{\text{ox}} = \frac{\varepsilon_{\text{ox}} \varepsilon_0}{t_{\text{ox}}}$$
 and  $C_{\text{Si}} = \frac{\varepsilon_{\text{Si}} \varepsilon_0}{t_{\text{Si}}}$  (7)

where A is the area of the bottom gate,  $\varepsilon_r$  ( $r=\mathrm{Si},\mathrm{ox}$ ) is the relative static permittivity (also called the dielectric constant) of the material (for a vacuum,  $\varepsilon_r=1$ ),  $\varepsilon_0$  is the permittivity of vacuum,  $t_\mathrm{Si}$  is the thickness of Si substrate and  $t_\mathrm{ox}$  is the oxide thickness.

The effective electron mobility extracted at two different gate biases (10 V and 15 V) is plotted in Fig. 7(a) for 10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m channel length TFTs. The mobility increases with a decrease in the channel length at both gate biases of  $V_G$ =10 V and 15 V. When a gate bias increases from 10 V to 15 V, the effective electron mobility increases from 0.11 cm²/Vs to 0.38 cm²/Vs (about 71.05 %) for the 10  $\mu$ m channel length TFTs as well as increases from 1.28 cm²/Vs to 2.86 cm²/Vs (about 55.24 %) for the 5  $\mu$ m channel length, from 1.77 cm²/Vs to 3.25 cm²/Vs (about 45.54 %) for the 4  $\mu$ m channel length, and from 2.9 to 4.04 cm²/Vs (about 28.22 %) for the 2  $\mu$ m channel length TFTs.

The channel electron mobility is obtained using the conventional MOSFET equation for channel mobility [9]. The total resistance has two contributions from the contact resistance and the channel resistance as [9]:

$$R_{\text{Tot}} = R_{\text{C}} + R_{\text{ch}} = R_{\text{C}} + \frac{L}{W C_{\text{Tot}} \mu_{\text{ch}}} \frac{1}{(V_{\text{G}} - V_{\text{Th}})}$$
 (8)

where the channel resistance  $R_{\rm Tot}$  in Eq. (5) is replaced by the channel resistance  $R_{\rm ch}$  and the effective electron mobility  $\mu_{\rm eff}$  is replaced by the channel electron mobility  $\mu_{\rm ch}$ . Since the contact resistance can be determined at a channel length of zero (L=0) as plotted in Fig. 6(b), the channel electron mobility ( $\mu_{\rm ch}$ ) can be expressed by re-arranging Eq. (8) as:

$$\mu_{\rm ch} = \frac{L}{W} \frac{1}{Q_{\rm inv}(R_{\rm Tot} - R_{\rm C})} \tag{9}$$

where  $Q_{\rm inv}$  is the inverse charge in the channel region. When  $V_{\rm G} \gg V_{\rm Th}$ , the inverse charge is given by:

$$Q_{\rm inv} = C_{\rm Tot}(V_{\rm G} - V_{\rm Th}). \tag{10}$$

Fig. 7(b) shows that the extracted channel electron mobility of ZnO TFTs, which is also summarised in Table 1, increases with the decreasing of the channel length. The channel mobility also increases when comparing values at gate biases of 10 V and 15 V. The channel mobility will increase from  $0.782~\text{cm}^2/\text{Vs}$  to  $0.83~\text{cm}^2/\text{Vs}$  by about 6% in the 10  $\mu$ m channel length TFT, from  $8.28~\text{cm}^2/\text{Vs}$  to  $9.86~\text{cm}^2/\text{Vs}$  in the 5  $\mu$ m channel length TFT by about 16%, from  $8.30~\text{cm}^2/\text{Vs}$  to  $10.25~\text{cm}^2/\text{Vs}$  (about 13%) in the 4  $\mu$ m channel length

Table 1 Effective and channel electron mobility extracted using Eq. (9) at two different gate biases of  $V_{\rm G}{=}10$  V and 15 V.

$L_{ m ch}$	$10 \mu m$	$5\mu$ m	4μm	$2\mu$ m
$\mu_{\mathrm{eff}}$ @ $V_{\mathrm{G}}$ =10 V (cm <sup>2</sup> /Vs)	0.11	1.28	1.77	2.9
$\mu_{\rm eff}$ @ $V_{ m G}$ =15 V (cm <sup>2</sup> /Vs)	0.38	2.86	3.25	4.04
$\mu_{\mathrm{ch}}$ @ $V_{\mathrm{G}}{=}10~\mathrm{V}~\mathrm{(cm^2/Vs)}$	0.78	8.28	8.30	8.9
$\mu_{\rm ch} @ V_{\rm G} = 15 \text{ V (cm}^2/\text{Vs)}$	0.83	9.86	10.25	19.04

TFT, and from  $8.9 \, \mathrm{cm^2/Vs}$  to  $19.04 \, \mathrm{cm^2/Vs}$  (around  $53 \, \%$ ) in the 2  $\mu \mathrm{m}$  channel length transistor. The increase of the channel electron mobility during the channel scaling is indicative of a less frequent scattering due to the increase in kinetic energy of electrons resulting from the increase in electric field along the channel [8, 17]. Overall, this channel electron mobility in the ZnO TFTs is improved or equal to the previously reported values of a field-effect electron mobility for such devices [21, 22, 23, 24, 25]. Our intrinsic channel electron mobility, especially in the smallest 2  $\mu \mathrm{m}$  gate length TFT, compares favourably with the typically reported field-effect carrier mobility which frequently overestimates the intrinsic channel carrier mobility because the field-effect carrier mobility is extracted at a high electric field [26].

Since electron scattering occurs close to the conduction band edge, the increase in the applied bias (from 10 V to 15 V) will result in the increased kinetic energy of electrons which will be able to move effectively along the channel. Therefore, the channel electron mobility observed in the 2  $\mu$ m channel length TFT at 15 V is more than one time larger than the mobility at 10 V. This relatively large electron mobility can be further increased by a surface passivation which can mitigate a large density of traps at the surface of ZnO TFTs. The increase in kinetic energy of electrons also leads to a more efficient de-trapping of electrons from surface traps [8]. The electrons trapped at a surface act as scattering centres that interact with the flow of mobile carriers in the channel due to remote Coulomb scattering.

# 4. DFT Calculations of ZnO Electron Effective Mass and Density of States

Density functional theory (DFT) is used to calculate electron band structure of hexagonal ZnO using a software package QuantumATK by Synopsys [27]. In the calculations, lattice constants are set to a=3.249~Å and c=5.207~Å. The meta generalised gradient approximation (MGGA) [28] is selected to obtain a material band gap instead of a more common generalised gradient approximation (GGA). The band gap between the maximum of the valence band (the green line in Fig. 8(a)) and the minimum of the conduction band





Figure 7: Effective (a) and channel (b) electron mobility extracted using the TLM versus the channel length at two different gate biases of  $V_{\rm G}=10$  V and 15 V. The channel mobility excludes a contact resistance.



**Figure 8:** (a) A band gap structure of ZnO with indicated minimum of the conduction band (red line) and maximum of the valence band (green line). (b) The density of states (DoS) obtained from the DFT calculations. Fermi level  $(\epsilon_F)$  is set at zero energy.


(the red line in Fig. 8(a)) is calculated to be 3.32 eV, which is close to the experimental value of 3.37 eV [1]. The density of states (DoS) is shown in Fig. 8(b), where angular quantum numbers 0, 1, 2 correspond to s, p, d orbitals, respectively. Effective electron mass at the  $\Gamma$  point is calculated to be 0.25 m<sub>0</sub> using a hybrid functional, where m<sub>0</sub> is the free electron mass. This extracted effective electron mass in ZnO will be used in the next section to calculate a sheet resistance of the Al contact to the ZnO thin film as schematically shown in Fig. 9(a).

# 5. 1D Transport Simulation of the ZnO Source-Drain Contact

The sheet resistance of the Al contact to the ZnO thin film is schematically illustrated in Fig. 9(a). Carrier transport through the structure is simulated using self-consistently coupled 1D Poisson-Shrödinger equations (PS) [29]. The layer structure considered in the simulations is chosen to match the size and the composition of the experimental structure [4]. The thicknesses of the layers, depicted in Fig. 9(a), are collected together with doping concentration, energy band gap, conduction band offset, mobility, effective electron mass, and permittivity of the materials in Table 2. Fig. 9(b) shows the conduction and valence bands, and Fermi level from the

Table 2 ZnO,  $SiO_2$  and Si material parameters: layer thickness, n-type doping, band gaps, conduction band offset, electron mobility, effective electron mass, ( $m_0$  is the electron mass in vacuum), and relative material permittivity used in the modelling of the source/drain contact.

Material	Thickness	<i>n</i> -type doping	$E_G$	$\Delta E_C$	μ	$m_e$	$\varepsilon_r$
	[nm]	$[cm^3]$	[eV]	[eV]	$[cm^2/Vs]$	$[\times m_0]$	[%]
ZnO	80	1×10 <sup>17</sup>	3.37	0.25	50	0.25	8.5
$SiO_2$	100	$1 \times 10^{16}$	8.9	0.75	2500	0.33	8.0
Si	625,000	$1 \times 10^{16}$	1.12	0.35	450	0.17	11.9



**Figure 9:** (a) Cross-section of Al/ZnO/SiO $_2$ /Si layer structure for the ZnO TFTs indicating thicknesses of the layers. (b) Conduction and valence band profiles of the reduced Al/ZnO/SiO $_2$  layer structure at equilibrium as considered in the simulations of sheet resistance of the Al contact. The interface between the Al contact and the 80 nm ZnO layer is located at zero.

solution of 1D PS equations, of the reduced  $Al/ZnO/SiO_2$  layer structure at equilibrium because the p-type Si substrate below the 100 nm  $SiO_2$  layer has a negligible contribution to the overall sheet resistance of the source/drain. We assume a metal work function of Al (4.28 eV) and calculate Schottky barrier height (SBH) as the potential difference between the metal work function and the electron affinity [30]. The effective electron mass is extracted from the DFT calculations shown in Fig. 8(a).

The 1D PS simulations assume that the contact sheet resistance of the ZnO TFTs is determined by electron transport through the top source and drain contacts into the ZnO thin film channel. Therefore, only the Al/ZnO layer structure is considered in the simulations of a sheet source/drain contact resistance. The calculated contact sheet resistance is  $1.286 \times 10^5 \ \Omega/\text{sq}$ . This value is smaller (3.5 × smaller) than the contact sheet resistance of  $4.6 \times 10^5 \ \Omega/\text{sq}$  obtained from experimental measurements by the TLM. The simulated smaller sheet resistance is the result of assumption of ideal Schottky contact which neglects any traps or voids at the metal-semiconductor interface. However, the simulated sheet resistance is still in a close order of magnitude of the measured one.

## 6. Conclusions

ZnO TFTs have been fabricated by a top-down approach using the remote plasma ALD technique with different channel lengths (2  $\mu$ m, 4  $\mu$ m, 5  $\mu$ m, and 10  $\mu$ m). Current-voltage measurements have demonstrated an n-type channel enhance-

ment mode transistor operation, with threshold voltages in the range of 8.4 V to 5.3 V, the maximum drain currents of 41  $\mu$ A/ $\mu$ m, 96  $\mu$ A/ $\mu$ m, 193  $\mu$ A/ $\mu$ m, and 214  $\mu$ A/ $\mu$ m at  $V_G=10$  V and breakdown voltages of 80 V, 70 V, 62 V, and 59 V with respect to channel lengths of 10  $\mu$ m, 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m, respectively. We have also observed a decrease in the sub-threshold slope from 1.67 V/dec to 0.75 V/dec, 0.57 V/dec, and 0.41 V/dec with channel lengths of 10  $\mu$ m to 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m, respectively.

The total contact resistance has decreased with increasing of a gate voltage from 10 V to 15 V. The effective electron mobility ( $\mu_{\rm eff}$ ) has increased with the scaling of the source-to-drain distance. The channel electron mobility ( $\mu_{\rm ch}$ ) increased from 0.78 cm²/Vs to 8.28 cm²/Vs, 8.30 cm²/Vs, and 8.9 cm²/Vs at  $V_{\rm G}=10$  V (from 0.83 cm²/Vs to 9.86 cm²/Vs, 10.25 cm²/Vs, and 19.04 cm²/Vs at  $V_{\rm G}=15$  V) with the decrease in a channel length from 10  $\mu$ m to 5  $\mu$ m, 4  $\mu$ m, and 2  $\mu$ m, respectively. The increase in the effective mobility causes also an increase in  $I_{\rm On}$ . The  $I_{\rm On}$  in the ZnO TFT with a channel length of 2  $\mu$ m is larger by 82 % than the  $I_{\rm On}$  in the TFT with a channel length of 10  $\mu$ m because of a larger channel electron mobility.

Finally, we have also calculated a contact sheet resistance using 1D self-consistent PS simulations. The electron effective mass in these PS simulations has been extracted from the ZnO band structure obtained from DFT calculations. The contact sheet resistance from the simulations is  $1.286 \times 10^5~\Omega/\text{sq}$  which is smaller than the sheet resistance of  $4.6 \times 10^5~\Omega/\text{sq}$  obtained experimentally by the TLM measurements. This suggests that a lowering of the source/drain contact resistance would bring a large benefit [31] into an increase in the drain current of the ZnO TFTs.

## 7. Acknowledgement

The authors would like to acknowledge Southampton Nanofabrication Centre for the fabrication support. NAB Ghazali would like to acknowledge her PhD support from the Malaysian Ministry of Education and Universiti Sains Malaysia. This work was finished during a global pandemic of severe acute respiratory syndrome coronavirus 2 by online collaboration in March-June 2020.

## References

[1] Reynolds DC, Look DC, Jogai B, Litton C, Cantwell WG and Harsch WC. Valence-band ordering in ZnO. Phys Rev B

- 1999;60:2340-2344.
- [2] Özgür Ü, Alivov Liu YC, Teke A, Reshchikov AM, Doğan S, Avrutin V, Cho SJ, and Morkoç H. A comprehensive review of ZnO materials and devices. J Appl Phys 2005;98:041301.
- [3] Kwon S, Bang S, Lee S, Jeon S, Jeong W, Kim H, Gong SC, Chang HJ, Park HH, and Jeon H. Characteristics of the ZnO thin film transistor by atomic layer deposition at various temperatures. Semicond Sci Technol 2009;24:035015.
- [4] Sultan SM, Clark KO, Masaud TB, Fang QR, Gunn J, Allen MW, Ashburn P, and Chong HMH. Electrical characteristics of top-down ZnO nanowire transistors using remote plasma ALD. IEEE Electron Device Lett 2012;33:203-205.
- [5] Ye Z, Wong M. Characteristics of thin-film transistors fabricated on fluorinated zinc oxide. IEEE Electron Device Lett. 2012;33:549-551.
- [6] Jacunski MD, Shur MS, and HackM. Threshold voltage, field effect mobility, and gate-to-channel capacitance in polysilicon TFTs. IEEE Trans Electron Devices 1996;43:1433-1440.
- [7] Shih CW and Chin A. Remarkably High Mobility Thin-film transistor on flexible substrate by novel passivation material. Sci Rep 2017;7:1-8.
- [8] Kuzum D, Park HJ, Krishnamohan T, Wong PSH, and Saraswat CK. The effect of donor/acceptor nature of interface traps on Ge MOSFET characteristics. IEEE Trans Electron Devices 2011;58:1015-1022.
- [9] Sze S M and Ng KK. Physics of Semiconductor Devices. 3rd ed New York Wiley 2006;446–448.
- [10] Sun J, Mourey AD, Zhao D, and Jackson TN. ZnO thin film, device, and circuit fabrication using low-temperature PECVD processes. J Electron Mater 2008;37:755-759.
- [11] Ortiz-Conde A, Sanchez FG, Liou JJ, Cerdeira A, Estrada M, and Yue Y, A review of recent MOSFET threshold voltage extraction methods. Microelectron Reliab 2002;42:583-596.
- [12] Lee S, Park H, and Paine DC. A study of the specific contact resistance and channel resistivity of amorphous IZO thin film transistors with IZO source drain metallization. J Appl Phys 2011;109:063702.
- [13] Kalna K and Asenov A. Gate tunnelling and impact ionisation in sub 100 nm PHEMTs. IEICE Trans Electron 2003;E86-C:330-335.
- [14] Giannazzo F, Fisichella G, Piazza A, Di-Franco S, Greco G, Agnello S, and Roccaforte F. Impact of contact resistance on the electrical properties of MoS<sub>2</sub> transistors at practical operating temperatures. Beilstein J Nanotechnol 2017;8:254-263.
- [15] Zhu W, Han JP, and Ma TP. Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high-k dielectrics. IEEE Trans Electron Devices 2004;51:98-105.
- [16] Wang M, Shi X, and Zhang D. Effective channel mobility of polysilicon thin film transistors. Proc 8th Int Conf Solid-State Integr-Circuit Technol 2006; 1395–1397.
- [17] Hsieh HH and Wu CC. Scaling behaviour of ZnO transparent thinfilm transistors. Appl Phys Lett 2006;89:041109.
- [18] Schroder DK. Semiconductor Material and Device Characterization. 3rd ed Hoboken NJ USA John Wiley and Sons 2005;446–448.
- [19] Jiang L, Huang K, Li J, Li S, Gao Y, Tang W, Guo X, Wang J, Mei T, and Wang X. High carrier mobility low-voltage ZnO thin film transistors fabricated at a low temperature via solution processing. Ceramics Int 2018;44:11751–11756.
- [20] Hoffman LR, ZnO-channel thin-film transistors: Channel mobility. J Appl Phys 2004;95:5813–5819.
- [21] Kim D, Kang H, Kim J, and Kim H. The properties of plasmaenhanced atomic layer deposition (ALD) ZnO thin films and comparison with thermal ALD. Appl Surf Sci 2010;257:3776-3779.
- [22] Kwon S, Bang S, Lee S, Jeon S, Jeong W, Kim H, Gong SC, Chang HJ, Park HH, Jeon H. Characteristics of the ZnO thin film transistor by atomic layer deposition at various temperatures. Semicond Sci Technol 2009;24:035015.
- [23] Kawamura Y, Horita M and Uraoka Y. Effect of post-thermal annealing of thin film transistors with ZnO channel layer fabricated by atomic layer deposition. Jpn J Appl Phys 2011;49:04DF19.
- [24] Huby H, Ferrari S, Guziewicz E, Godlewski M and Osinniy V. Electrical behavior of zinc oxide layers grown by low temperature atomic

- layer deposition. Appl Phys Lett 2008;92:023502.
- [25] Mourey AD, Zhao AD, Sun JSJ and Jackson NT. Fast PEALD ZnO ThinFilm Transistor Circuits. IEEE Trans Electron Devices 2010;57:530-534.
- [26] Petrova RS, Kamburova RS, and Nachev IS. Carrier mobility determination in short-channel MOS devices. Microelectron J Nov–Dec 1985;16(6):31-38.
- [27] Synopsys QuantumATK version 2019 P-2019.03 https://www.synopsys.com/silicon/quantumatk.html
- [28] Tao J, Perdew JP, Staroverov VN, and Scuseria GE. Climbing the density functional ladder: nonempirical meta-generalized gradient approximation designed for molecules and solids. Phys Rev Lett 2003;91:146401.
- [29] Tan IH, Snider GL, Chang LD, and Hu EL. A self-consistent solution of Schrödinger-Poisson equations using a nonuniform mesh. J Appl Phys 1990;68:4071-4076.
- [30] Mohamed AH, Oxland R, Aldegunde M, Hepplestone SP, Sushko PV, Kalna K. Narrowing of band gap at source/drain contact scheme of nanoscale InAs-nMOS. Solid-St Electron 2018;142:31-35.
- [31] Brotherton SD. Introduction to Thin Film Transistors: Physics and Technology of TFTs. Springer:New York;2013.