



UNIVERSIDADE ESTADUAL DE CAMPINAS
SISTEMA DE BIBLIOTECAS DA UNICAMP
REPOSITÓRIO DA PRODUÇÃO CIENTÍFICA E INTELLECTUAL DA UNICAMP

Versão do arquivo anexado / Version of attached file:

Versão do Editor / Published Version

Mais informações no site da editora / Further information on publisher's website:

<https://www.spiedigitallibrary.org/conference-proceedings-of-spie/10930/1093015/Comparative-study-between-wet-and-dry-etching-of-silicon-for/10.1117/12.2506804.full?SSO=1>

DOI: 10.1117/12.2506804

Direitos autorais / Publisher's copyright statement:

© by SPIE - International Society for Optical Engineering. All rights reserved.

DIRETORIA DE TRATAMENTO DA INFORMAÇÃO

Cidade Universitária Zeferino Vaz Barão Geraldo

CEP 13083-970 – Campinas SP

Fone: (19) 3521-6493

<http://www.repositorio.unicamp.br>

Comparative study between wet and dry etching of silicon for microchannels fabrication

G. A. Cirino ^{*a}, L. A. M. Barea ^a, R. D. Mansano ^b, P. Verdonck ^c, A. von Zuben ^d
N. C. Frateschi ^d, J. A. Diniz ^{e f}

^a Electrical Engineering Department – CCET - UFSCar – São Carlos / SP – Brazil ; ^b LSI-EPUSP – São Paulo / SP - Brazil ; ^c imec – Leuven - Belgium ; ^d LPD-IFGW-UNICAMP – Campinas / SP - Brazil ; ^e FEEC – UNICAMP – Campinas / SP - Brazil ; ^f CCS – UNICAMP – Campinas/SP – Brazil

ABSTRACT

In this work we present a comparative study of two processes for the fabrication of an array of microchannels for microfluidics applications, based on integrated-circuit technology process steps, such as lithography and dry etching. Two different methods were investigated in order to study the resulting microstructures: wet and dry deep etching of silicon substrate. The typical etching depth necessary to the target application is 50 μm .

Keywords: Microfluidics, Microchannel array

1. MICROCHANNEL ARRAY FABRICATION

In this work we present a comparative study of two processes for the fabrication of an array of microchannels for microfluidics applications ¹, based on integrated-circuit technology process steps, such as lithography and dry etching ²⁻⁴. Figure 1 shows the process steps sequence for the microchannels fabrication employing dry and wet etching of silicon.




Figure 1. Process steps for the microchannels fabrication employing (a) wet and (b) dry etching of silicon.

With the particular mask dimensions employed, it is possible to implement channels of approximately 40 μm depth, aspect ratio of $(40/60) = 0.667$, with trapezoidal and rounded cross sections.

Concerning the process carried out by wet chemical etching, the fabrication of the silicon microchannels consists of the following conventional microelectronics process steps: 1) standard wafer cleaning process, 2) thermal growth of a silicon dioxide film, 3) lithographical patterning of a 90 μm line - 10 μm space structure on top of silicon dioxide, 4) chemical wet etching of the oxide appearing in the 10 μm open spaces, 5) chemical wet etching of the silicon substrate using the oxide layer as a mask. A 3-inch diameter, (100), 1-20 $\Omega\cdot\text{cm}$ n-type doped, $381 \pm 50 \mu\text{m}$ thick, silicon wafer was used. A conventional Piranha - RCA sequence for wafer cleaning was used.

The thermal oxidation was performed in a conventional furnace, at 1150 $^{\circ}\text{C}$, during 36 hours, resulting in a 0.9 μm thick silicon oxide film.

The lithography was performed using a contact printer. The photo resist (TOKYO OHKA ONPR800) was spun at 2500 rpm during 20 s, and submitted to a pre-bake at 105 $^{\circ}\text{C}$ for 90 s, resulting in a thickness of 1.2 μm . The wafer was exposed during 30 s, submitted to a post-bake at 120 $^{\circ}\text{C}$ for 35 minutes and developed (HPRD-402 OCG positive resist developer) at a proportion of 2 Developer : 1 DI-water.

The first wet etch, needed to open the oxide windows, see figure 1, was performed using a composition of 6 NH_4F + 1 HF , at room temperature, resulting in an etch rate of 0.12 $\mu\text{m}/\text{min}$. Figure 2 shows micrographs of the resulting microchannels structures fabricated from dry and wet deep etching of silicon.




Figure 2. Micrographs of the resulting microchannels structures fabricated from (a) wet and (b) dry deep etching of silicon.

The wet etching of the silicon substrate was performed using a solution to chemically polishing silicon substrates [ref Quick Reference Manual for Silicon Integrated Circuit Technology] that consists of 1 HF + 6 HNO₃ + 1 CH₃COOH, at room temperature, resulting in an etch rate of approximately 2.4 μm/min. After about 15 minutes the oxide mask has been entirely etched away. A final dip in a diluted HF solution was done to clean some residual oxide material remaining after the silicon etching.

Concerning the dry etching process, the fabrication of the silicon microchannels consists of the following conventional microelectronics process steps: 1) standard wafer cleaning process, 2) thermal evaporated aluminium film, 3) lithographical patterning of a 90 μm line - 10 μm space structure on top of aluminium, 4) chemical wet etching of the aluminium appearing in the 10 μm open spaces, 5) plasma etching of the silicon substrate using the aluminium layer as a mask.

Here again a 3-inch diameter, (100), 1-20 Ω.cm n-type doped, 381 ± 50 μm thick, silicon wafer was used, and submitted to conventional Piranha - RCA sequence for wafer cleaning was used. The 500 nm-thick aluminium mask was obtained by thermal evaporation. For the particular geometry of the used equipment, the final thickness is related to the aluminium mass by the rate of 34 gm/100nm.

The lithographic exposure and development steps were similar to the previous case, except that the exposure time was reduced from 30 to 18 seconds due to the high reflectivity of aluminium.

The exposed aluminium was then chemically etched, using photoresist as mask. It was carried-out by using a phosphoric acid solution (67.1%vol), nitric acid (5.8%vol) and de-ionized water (18MΩ.cm), during 5 minutes, after which the sample is ready for deep silicon dry etching.

Just before to be inserted in the plasma chamber, the sample was submitted to a 1-second dip in 1HF : 50 H₂O-DI solution to remove native oxide. The plasma etching was carried out by SF₆ plasma (25 sccm) with thermal aluminum mask. The etching was carried out at relatively low power / high pressure (50W, 150mTorr) discharge level, enabling low cathode self-bias (20V), and therefore low-energy ion bombardment on a reactive ion etching (RIE) configuration.

It is important to notice that the smoothness of the resulting microchannels will dictate the flow regime in terms of turbulence. Therefore it is very important to keep the ion bombardment average energy as low as possible in order to avoid mask material sputtering and re-deposition, causing the so-called micro-masking. The resulting etching rate was 62 nm/min. The obtained structures presented a rough surface, which is favourable to maintain more turbulent flow regime.

Table I summarises comparative results in terms of average roughness, Ra, and channel depth results, obtained by AFM/SEM microscopies and step-height topography measurements (SHM). Average Roughness results were measured in the field regions of the samples. The surface quality obtained from wet etching is 17.7 times better (smoother) with respect to dry etching, whereas the channel depths are 32 and 36 μm for wet- and dry etching, respectively.

Table I. Average roughness, Ra, and deepness of the channel results, obtained by AFM/SEM microscopies and step-height topography measurements (SHM). Roughness measured in the field regions of the samples, on a white-field photomask.

sample	Ra [Å] by AFM	Channel depth [μm] by SHM	Remark / etching time
Si wafer	2,5 ± 10%	-	Si wafer (after RCA cleaning procedure)
After wet etching	6,3 ± 19%	32	21 min
After dry etching	112 ± 10%	36	80 min , SF6 plasma

Another important aspect is to keep a flat part of the periodic structure, in order to have available surface for the subsequent sealing of the microchannels by using wafer bonding. Defining the rate $S = (s/T)$, and the aspect ratio $R = (h/d)$, as shown in figure 3, one can notice that higher sealing area coverage is obtained by decreasing the aspect ratio, and therefore the cross section of the microchannel element




Figure 3. Micrographs of the resulting microchannels structures with a flat part on its top, to help the sealing of the microstructure enabling a higher operation pressure. (a) fabricated by wet etching , lower-S and higher-R and (b) fabricated by dry deep etching of silicon, higher-S and lower-R.

For figure 3a (wet etching) one has $S = 10\% = (10\mu\text{m} / 100\mu\text{m})$ and $R = 55\% = (50\mu\text{m} / 90\mu\text{m})$; for figure 3b (dry etching) one has $S = 17\% = (17\mu\text{m} / 100\mu\text{m})$ and $R = 40\% = (34\mu\text{m} / 83\mu\text{m}) = 40\%$. Figure 3 shows final results with two different surface sealing, as percent of the pitch of the channel array.

2. CONCLUSION AND FUTURE WORKS

This work presented a comparative study of two processes for the fabrication of an array of microchannels for microfluidics applications. Concerning the process carried out by wet chemical etching, the obtained structures presented a very smooth surface, which is favourable to maintain a laminar flow. The etching rate was $2,4 \mu\text{m}/\text{min}$. Considering the dry etching process, the resulting etching rate was $62 \text{ nm}/\text{min}$. The obtained structures presented a rough surface, which is favourable to maintain more turbulent flow regime. As a future works we propose study of other high-aspect ratio plasma deep etching process by changing the plasma chemistry exploring the combination of selective passivation and etching.

ACKNOWLEDGEMENTS

This work is supported by grant # / processo nr. 2016/09509-1, Fundação de Amparo à Pesquisa do Estado de São Paulo (FAPESP).

REFERENCES

1. P. Gravesen, J. Branebjerg, O.S. Jensen, "Microfluidics: A review", *J. Micromechanics and Microengineering*, 3, 158-182, 1993.
2. Verdonck, P., Mansano, R.D., Maciel, H.S. "Silicon Surface Roughness Induced by SF₆-Based Reactive Ion Etching Processes for Micromachining Applications", *J. of Solid State Devices and Circuits*, v.6, n.1, p.1-6, 1998.
3. Schimmel, D.G. in *Quick Reference Manual for Silicon Integrated Circuit Technology*, p. 5-5, W.E. Beadle et al, editors, John Wiley & Sons, New York, 1985.
4. M. Alavi, S. Biittgenbach, A. Schumacher, H.-J. Wagner, "Fabrication of microchannels by laser machining and anisotropic etching of silicon", *Sensors and Actuators A*, 32, 299-302, 1992.