

Performance investigation of an innovative H-bridge derived multilevel inverter topology for marine applications

Amit Kumar^{1,§}, R.S. Bhatia^{1,#} & Parag Nijhawan^{2,*;†}

¹Department of Electrical Engineering, National Institute of Technology, Kurukshetra, Haryana, India

²Electrical and Instrumentation Engineering Department, Thapar Institute of Engineering and Technology, Patiala, Punjab, India

*[E-mail: [†]parag.nijhawan@rediffmail.com; [§]srm.amit@gmail.com; [#]rsibhatia@yahoo.co.in]

Received 24 July 2018; revised 7 September 2018

An innovative single-phase and three-phase H-bridge derived multilevel inverter topology is being proposed in this manuscript. The proposed topology makes use of relatively fewer switching devices compared to conventional Cascaded H-Bridge (CHB) multilevel inverter. In other words, the proposed inverter topology is capable of producing more number of levels in the voltage waveform with same number of switching devices. It is also established in this paper, that this proposed topology is superior in terms of requirement of lesser number of gate driving circuits and reduction in the harmonic content in the output voltage waveform. The proposed inverter topologies are driven by SPWM modulation technique. These converter topologies are not only beneficial for the power conditioning systems in the power system network but also for the other novel applications like in marine ships. In this manuscript, the performance comparisons of the proposed inverter topologies with that of conventional topology based on simulation results with MATLAB/SIMULINK have been presented.

[Keywords: Cascaded H-bridge (CHB), Fixed Frequency Modulation (FFM), Variable Frequency Modulation (VFM), Inverter topology]

Introduction

The multilevel converters came into existence with the objective to overcome the voltage limit of semiconductor devices¹⁻⁶. These are presently being used in variety of applications like extruders, pumps, fans, reactive power compensation, traction, HVDC transmission, etc.

Of the various multilevel inverters like cascaded H-bridge (CHB)⁷⁻¹¹, neutral point clamped¹⁰⁻¹², flying capacitor¹⁰⁻¹² and others¹³⁻¹⁵ as reported in literature, the CHB inverters have been focused more. This is due to the fact that these are modular and simple⁹. The number of output voltage levels in CHB inverters can easily be increased by increasing the number of H-bridges. However, this leads to a complicated multilevel inverter structure. The various modulation techniques have also been proposed for CHB inverters^{4,16,17} in the literature.

In this paper, a multilevel inverter extending a CHB cell using switching of isolated DC voltage sources is proposed. In this proposed inverter topology, the connections of several numbers of voltage sources are switched in series by the switching devices. The proposed topology requires lesser number of switching devices and produces output voltage with lower

harmonic content which makes it superior. In the proposed inverter topology, number of extended H-Bridge cells can be cascaded in order to have increased number of levels in output voltage waveform. These multilevel inverter topologies are not only beneficial for the power conditioning systems in the power system networks but are also field of interest particularly, in the marine ships¹⁸ where the distribution bus voltage is either 3-phase 400V 50/60Hz alternating current (AC) or 400V direct current (DC). So, suitable power conversion system to meet the AC loads working at 240V or 400V, and DC loads working at 240V or 24V, is highly essential. Even the generation in the marine ships is possible both through conventional diesel generator sets, or through sustainable solar PV arrays¹⁸. To interconnect or synchronize these two power sources to meet the total load demand of the marine ship, the role of the proposed power converter topology, is of utmost importance.

Materials and Methods

Circuit topologies

Figure 1 depicts the circuit topology of the proposed inverter. DC voltage sources V_1 - V_6 operate




Fig. 1 — Circuit topologies of the proposed inverters (a) 5-level MLI, (b) 9-level MLI, (c) 13-level MLI, (d) 25-level MLI

independent of each other. The switches S_1 , S_1' , S_2 , S_2' , S_3 ,..... S_6 have been provided to switch the DC voltage sources in series so as to get the desired voltage level across the load. A fundamental CHB cell can provide 3-levels of output when single DC voltage source is operated using the bridge switches. It is further extended to 5-level by connecting two DC voltage sources V_1 & V_2 in series but midpoint of the bridge and series connection of sources are connected to each other by a switch S_3 so that we can make or break the contact as per our requirement. Switch S_3 is used with four diodes so that it can work for both positive and negative cycles.

Further, to get 7, 9, 11 and 13-levels of output by switching the voltage source V_3 , V_4 , V_5 & V_6 through making and braking of switches S_4 , S_5 ; S_6 , S_7 ; S_8 & S_9 is shown in Figure 2.

There are six DC voltage sources present in the proposed topology to get 13-level output voltage. This is in accordance with the conventional CHB topology but we are using less number of switches for the purpose. In classical CHB topology, we use $2n-2$ switches to get n -level output voltage. It means we have to use 24 switches to get 13-level output in classical topology but here there is a requirement of only 11 switches.




Fig. 2 — Working modes of proposed 13-level cell when Output Level is: (a) $V_0 = V_1$, (b) $V_0 = (V_1 + V_2)$, (c) $V_0 = (V_1 + V_2 + V_3)$, (d) $V_0 = (V_1 + V_2 + V_3 + V_4)$, (e) $V_0 = (V_1 + V_2 + V_3 + V_4 + V_5)$, (f) $V_0 = (V_1 + V_2 + V_3 + V_4 + V_5 + V_6)$

In the conventional CHB inverter, 12 switching devices are needed for 11 levels¹⁹. In some other topologies reported in literature¹⁹, has used 11 devices for 11 levels and 14 devices for 15 levels. On the other hand, the proposed inverter topology requires 11 devices for 13 levels.

Further the concept of CHBMLI has been applied by taking the 13-level topology as the fundamental cell and cascading them same as the conventional CHBMLI. In this way, we get a generalized topology in which every addition of fundamental cell in cascading increases the output voltage level by 12.

Therefore, the generalized relation between number of output voltage levels (p), fundamental cells (n), and number of switching devices (S_w) are given as follows:

$$p = 12n + 1 \quad \dots (1)$$

$$S_w = p - (n + 1) \quad \dots (2)$$

The advantages of proposed 13-level topology can be realized from Table 1 which clearly depicts the requirement of far less number of components in this topology compared to that for conventional CHB inverters.

SPWM modulation method:

In this section, the modulation method of the proposed 13-level inverter is explained. The number of PWM methods are reported in literature^{1,5,7,11,16,20},

Table 1 — Comparison of proposed & conventional topologies

Components	Conventional 13-level CHBMLI	Proposed Topology
Switching devices	24	11
Protection-diodes	24	15
Isolated V _{DC}	6	6

as shown in Figure 3. The conventional sinusoidal PWM scheme is taken as the basis for the modulation method used for the proposed 13-level inverter.

As per the conventional modulation scheme, there are (n-1) carrier waves and one reference wave. Triangular waves are taken as the carrier waves and sinusoidal wave is taken as the reference wave. The carrier wave is compared with the reference wave and PWM switching signals are generated. The PWM signals generated by any of the conventional modulation methods are not sufficient for the sequential switching of the switches of proposed 13-level inverter. For this purpose, we have to use a scheme using the generated PWM signals and some digital gates as shown in Figure 4 so that the




Fig. 4 — Modulation scheme for the proposed 13-level topology




Fig. 3 — Classification-tree of carrier based PWM methods

switches of the proposed circuitry can be switched sequentially to get 13-level output. In-phase disposition SPWM method is applied. However, other SPWM methods available like PO, POD, VF SPWM, etc. can also be applied^{6,8}.

The Switching PWM generated by the proposed modulation scheme is shown in the Figure 5. The switching PWM for switches S_4 & S_6 are just complementary to the switching of S_5 & S_7 , respectively.

Results and Discussion

The proposed topologies are simulated in MATLAB/Simulink. The results obtained using the proposed topologies have been compared with those of conventional topologies. Table 2 represents the simulation parameters for the proposed topology. Figure 6(a) and 6(b) displays the output voltage and harmonic spectrum at $f_c = 5000$ Hz, $f_m = 50$ Hz and $M_a = 0.9$ for five level proposed topology.




Fig. 5 — Switching PWM generated in the proposed modulation scheme (No. of cycles = 2)

In the same way, Figures 7(a), (b); 8(a), (b) and 9(a), (b) depicts the output voltage and harmonic spectrum at $f_c = 5000$ Hz, $f_m = 50$ Hz and $M_a = 0.9$ for the 9-level, 13-level and 25-level topologies, respectively. For justifiable comparison, performance indices namely total harmonic distortion (THD) and switching losses were chosen to evaluate all the proposed topologies and the comparison chart is plotted for both conventional and proposed topologies using the same IPD modulation in Figure 10 and Figure 11, respectively.

Table 2 — Simulation parameters for the proposed topologies

Parameter	Values
Isolated DC Source voltage	100V
Amplitude Modulation Index (M_a)	0.9
Frequency Modulation Index (M_f)	100
Carrier Frequency (f_c)	5000Hz
Reference Frequency (f_r)	50 Hz
Rated Output Frequency	50 Hz

In this work, the average switching losses are calculated based on the information of the data sheet, turn on energy loss per pulse (E_{on}), turn off energy loss per pulse (E_{off})²¹ including reverse recovery loss and switching frequency $f_s = 1/T_s$ ⁹. It can be clearly observed from the various waveforms and the corresponding harmonic profiles that the performance of the proposed topologies is as per the theoretical predictions proposed in this work. Moreover, when similar operational conditions are maintained for the conventional CHB multilevel topologies, the proposed topologies exhibit better performance in terms of THD and switching losses as shown in Figure 10 and Figure 11, respectively. Reduction of losses and THD directly affect the thermal and filter designs of the converter, and impart higher power density to it, resulting in the better electrical performance circuit being used in the marine ship. Moreover, the number of switching devices and protection diodes used in the proposed topology are also less compared to the conventional topology, as given in Table 1.




Fig. 6 — (a) Output load voltage waveform for 5-level inverter at $M_a = 0.9$ & $f_c = 5000$ Hz, (b) Harmonic spectrum for output load voltage waveform for 5-level inverter




Fig. 7 — (a) Output load voltage waveform for 9-level inverter at $Ma = 0.9$ & $fc = 5000\text{Hz}$, (b) Harmonic spectrum for output load voltage waveform for 9-level inverter




Fig. 8 — (a) Output load voltage waveform for 13-level inverter at $Ma = 0.9$ & $fc = 5000\text{Hz}$, (b) Harmonic spectrum for output load voltage waveform for 13-level inverter




Fig. 9 — (a) Output load voltage waveform for 25-level inverter at $M_a = 0.9$ & $f_c = 5000\text{Hz}$, (b) Harmonic spectrum for output load voltage waveform for 25-level inverter




Fig. 10 — THD comparison of the conventional & proposed topologies




Fig. 11 — Switching losses comparison of the conventional & proposed topologies

Conclusion

Selected topologies for different levels of output have been presented in this paper. The presented topologies are having so many advantages over

conventional topologies in terms of less THD, Low switching losses, better efficiency, less number of components used and less complicated modulation scheme. The above said advantages have been proved

by using MATLAB/Simulink models. The modulation scheme applied is modification of IPD PWM modulation method. The performance of the presented topologies can further be improved by using more suitable modulation methods. The proposed topologies exhibit better performance in terms of THD and switching losses. The above-mentioned advantages clearly justify the superiority of the proposed multilevel inverter topologies over the conventional topologies. The proposed multilevel inverter topologies when used in the conventional power system networks and/or in the novel marine ship applications for power conditioning will definitely improve the overall performance of their electrical system.

References

- 1 Rodriguez, J., Lai, J. S., & Peng, F. Z., Multilevel inverters: A survey of topologies, controls, and applications, *IEEE Trans. Indus. Electr.*, 49(2002) 724–738.
- 2 Rizzo, S., & Zargari, N., Medium voltage drives: What does the future hold?, paper presented in the proceeding of *4th IPEMC Conference*, China, 1, 2004, pp. 82–89.
- 3 Klug, R. D., & Klaassen, N., High power medium voltage drives- Innovations, portfolio, trends, paper presented in the proceeding of *Power Electronics and Applications, European Conference*, Germany, 2005, pp. 1–10.
- 4 Wu, B., *High-Power converters and AC drives*, New York: Wiley-IEEE Press, 2006.
- 5 Rodriguez, J., Bernet, S., Wu, B., Pontt, J. O., & Kouro, S., Multilevel voltage-source-converter topologies for industrial medium-voltage drives, *IEEE Trans. Indus. Electr.*, 54(2007) 2930–2945.
- 6 Steimer, P., High power electronics: trends of technology and applications”, paper presented in the proceeding of *PCIM*, Germany, 2007, pp. 14-19.
- 7 Liu, H., Tolbert, L. M., Khomfoi, S., Ozpineci, B., & Du, Z., Hybrid cascaded multilevel inverter with PWM control method, paper presented in the proceeding of. *IEEE Power Electronics Specialists Conference*, Greece, 2008, pp. 162–166.
- 8 Tolbert, L. M., Peng, F. Z., Cunningham, T., & Chiasson, J. N., Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles, *IEEE Trans. Indus. Electr.*, 49(2002) 1058–1064.
- 9 Leon, J. I., Vazquez, S., Watson, A. J., Franquelo, V., Wheeler, P. W., & Carrasco, J. M., Feed-forward space vector modulation for single-phase multilevel cascaded converters with any DC voltage ratio, *IEEE Trans. Indus. Electr.*, 56(2009) 315–325.
- 10 Franquelo, L. G., Rodriguez, J., Leon, J. I., Kouro, S., Portillo, R., & Prats, M. A. M., The age of multilevel converters arrives, *IEEE Indus. Electr. Mag.*, 2(2008) 28–39.
- 11 McGrath, B. P., & Holmes, D. G., Multicarrier PWM strategies for multilevel inverters, *IEEE Trans. Indus. Electr.*, 49(2002) 858–867.
- 12 Daher, S., Schmid, J., & Antunes, F. L. M., Multilevel inverter topologies for stand-alone PV systems, *IEEE Trans. Indus. Electr.*, 55(2008) 2703–2712.
- 13 Gupta, R., & Ghosh, A., Switching characterization of cascaded multilevel-inverter-controlled systems, *IEEE Trans. Indus. Electr.*, 55(2008) 1047-1058.
- 14 Axelrod, B., Berkovich, Y., & Ioinovici, A., A cascade boost-switched-capacitor-converter–two level inverter with an optimized multilevel output waveform, *IEEE Trans. Cir. and Syst.*, 55(2005) 2763–2770.
- 15 Hinago, Y., & Koizumi, H., A single-phase multilevel inverter using switched series/parallel DC voltage sources, *IEEE Trans. Indus. Electr.*, 17(2010) 2643–2650.
- 16 Urmila, B., & Subbarayudu, D., Multilevel inverters: A comparative study of pulse width modulation techniques, *Intl. J. Sci. and Eng. Res.*, 1(2010) 1-5.
- 17 Reddy, V.N.B., Narasimhulu, V., & Sai Babu, D. Ch., Control of cascaded multilevel inverter by using carrier based PWM technique and implemented to induction motor drive, *ICGST-ACSE Journal*, 10(2010) 11-18.
- 18 Dhiman, S., & Nijhawan, P., Design & analysis of improved bus-tied photovoltaic system for marine ships, *Indian J. Geo-Mar. Sci.*, 48(2019) 1963-1970.
- 19 Kim, T. J., Kang, D. W., Lee, Y. H., & Hyun, D. S., The analysis of conduction and switching losses in multilevel inverter system, paper presented in the proceeding of *IEEE 32nd annual PESC.*, Canada, 2001, pp. 1363–1368.
- 20 Zhang, J., Zou, Y., Zhang, X., & Ding, K., Study on a modified multilevel cascaded inverter with hybrid modulation, paper presented in the proceeding of *IEEE Power Electronics and Drive Systems*, Indonesia, 2001, pp. 379–383.
- 21 Su, G. J., Multilevel DC-link inverter, *IEEE Trans. Indus. Appl.*, 41(2005) 848–854.