

CSP Hybrid Space Computing For STP-H5/ISEM on ISS





Research Partners

UF (lead), NASA GSFC, BYU, NASA KSC, Honeywell, Space Micro, LM-SSC, SS&E and growing!

Research highlighted in this presentation was supported by CHREC members and by the I/UCRC Centers Program of the National Science Foundation under Grant Nos. EEC-0642422 and IIP-1161022.

National Science Foundation's



Industry/University Cooperative Research (I/UCRC) Program





- Acknowledgements and Programs
- Brief Background of Technology and CSP
- Environmental Testing
- ISEM Configuration
- Mission Goals and Objectives
- Conclusions







CSP Acknowledgements

- CSP is a research project at CHREC
 - NSF Center for High-Performance Reconfigurable Computing (CHREC)
 - Founded in 2007
 - Comprises 3 university sites and over 30 industry and government partners
- CSP is a collaborative CHREC effort
 - o Original partners:
 - University of Florida (lead), NASA Goddard, and Brigham Young University
 - o Additional partners:
 - NASA Kennedy, Honeywell, Space Micro, Lockheed Martin SSC, NASA Johnson, NASA Ames, Xilinx, Space Sciences & Engineering and growing!



Universities Basic Research



Applied R&D

Industry & Government



See www.chrec.org for more info






Code 587, STP-H5, ISEM



ISS SpaceCube Experiment 2.0 (ISE 2.0 on STP-H4

- Code 587: Science Data Processing Branch
 - Developing new technology for spacecraft architectures, mission concepts, subsystem HW
 - Provide strong science rationale for using small spacecraft platforms & constellations
 - Success with high-performance embedded
 Computer family, SpaceCube (v1.0, v1.5, v2.0, and Mini)
- Space Test Program Houston 5 (STP-H5)
 - Provides sole interface to NASA for all DoD payloads on International Space Station (ISS)
 - Provides timely spaceflight, payload readiness,
 SpaceCube 1.0a management, and technical support for safety and integration
- ISS SpaceCube Experiment Mini (ISEM)
 - SpaceCube Mini is primary communication bus for some DoD payloads and CSP
 - Designed as functional equivalent of SpaceCube 2.0 in a powerful 1U package




SpaceCube Mini





STP-H5 ISEM Diagrams






Challenges and Key Terms

- Challenges
 - Escalating high-speed computing demands for both sensor-data and autonomous processing
 - Restrained by limited bandwidth
- Requirements
 - o Space environments have strict requirements and restrictions
 - Performance (throughput and real-time)
 - Size, Weight, Power, Cost (SWaP-C)& Reliability
- Key Terms
 - o FPGA (Field-Programmable Gate Array)
 - Large amount of logic resources and specialized cores connected with configurable routing network
 - Massive algorithm parallelism for immense speedup
 - o SoC (System on a Chip)
 - Integrated circuit that combines many processing technologies into a single chip
 - Some applications are control-flow oriented and better suited for CPUs










What is CSP?

• Goal


- Create a high-performance and reliable space-computing platform
- Scalable and flexible to fulfill a variety of demands in mission requirements
- Low power, high performance, and high reliability

Concept

- Multifaceted hybrid computer
 - Hybrid system (commercial + rad-hard)
 - Hybrid processor (multicore CPU + FPGA subsystem) Xilinx Zynq
- Selective population scheme
 - Pick-and-choose commercial or rad-hard components
- Flexible algorithm acceleration with hybrid architecture



CSPv1 COTS Configuration





Environmental Testing






Thermal, Vacuum, & Vibration

- ISEM required to undergo workmanship-level Random Vibration and Thermal Cycle Test
- Random Vibration Test
 - Performed to identify latent defects and manufacturing flaws in hardware
- Thermal Vacuum
 - To confirm expected performance of device in temperature ranges enveloping mission conditions
 - Two cycles in vacuum with full functional tests at each plateau

Random Vibration Test Levels				
20 Hz	@ 0.01 g²/Hz			
20 to 80 Hz	@ +3dB/oct			
80 to 500 Hz	@ 0.04 g²/Hz			
500 to 2000 Hz	@ -3dB/oct			
2000 Hz	@ 0.01 g²/Hz			
Overall Level	= 6.8 g _{rms}			





Zynq Scrubbing and Reliability

4 ZedBoards (Zynq Bare Metal

Tests)


• 7 Series Scrubbing

- FPGA configuration logic is susceptible to upsets and must be corrected continuously
- Multiple scrubber implementations customizable to design needs
- o Bare metal and Linux applications
- Two Beam Tests Conducted
 - Los Alamos
 Neutron Science
 Center (LANSCE)
 - Canada's National Laboratory for particle and nuclear physics (TRIUMF)

HYBRID SCRUBBING LOG OUTPUT:

Even Multi-Bit Upset, FRAD: 401B99, Global: o Scrubbing FRAD: 401B99... FAULT DETECTED! FRAD: 401b99, Word: 63, Bit(s): 60 WORD HAD MULTIPLE BITS UPSET WITH 2 ERRONEOUS BITS Word: 63 | Expected: o, Actual: 60 Scrubbing of FRAD: 401B99 Finished! Done Scrubbing Multi..

- Hybrid Scrubber Verified
 - o Single and multi-bit upsets observed



CSP (eval board)





Neutron Beam Testing and Results

• Neutron CSP Results¹ (LANSCE and TRIUMF)

- Linux readback and bare metal hybrid scrubber verified
- Verified operation of rad-hard hardware watchdog
- Most errors caused by faults in memory subsystem
- Neutron Bare Metal Zynq Test (TRIUMF)
 - Caches play a major role in system reliability
 - Difficult to measure L1 cache faults
 - "No Cache" tests had significantly lower error rate
 - Soft error rate decreased by ~160x when disabling L2 cache


Sources of Linux Error Events (LANSCE)

> Other, 200 447 L2 Cache, 1935

misc

Flight CSP (LANSCE) with calibration lasers





Backtrace Histogram (LANSCE)

NATION AND A CHREC



ISEM Configuration






ISEM-CSP Hardware

- ISEM-CSP Flight Box Hardware Configuration
 - ISEM-CSP flight box is able to fit four boards in a 1U form-factor:
 - Two hybrid flight CSPv1 boards (CSP0, CSP1)
 - One power/interface board
 - One custom backplane interconnect board

• Connections

- Two CSPv1 boards have a masterslave configuration
 - CSP0 receives ground commands and forwards requests to CSP1 as necessary
- All ingoing and outgoing communication is through power/interface board
- Backplane is central interconnect interface connecting all boards together
 - CSP0 and CSP1 are interconnected by two SpaceWire and UART interfaces



ISEM-CSP Flight Box



ISEM-CSP Testbed Setup






ISEM-CSP Software

• Wumbo Linux

 Lightweight and customizable Linux distribution based initially on Arch Linux

Core Flight Executive & Core Flight System (cFE/CFS)

- o NASA Goddard's reusable flight software framework
 - Open-source version available at SourceForge
 - CFS is several supporting applications and libraries
- o Added several apps for CSP
 - File Transfers: CIB file uploads, HRT streaming downloads, & inter-CSP transfers
 - Image Processing: Thumbnailing, JPEG2000 compression, & Image classification
 - FPGA Scrubber
- Ground Station
 - NASA Marshall's Telescience Resource Kit (TReK)
 - NASA Goddard's Interoperable Remote Component (IRC)
 - Custom Python scripts for image display







Ground Station Windows

Example Health and Status Window

TL -Sourceld: 0x0825/0x	0025	-ETDD Sourceld: 0x003700	0027		CSP Health System I	lata	
ouseKeeping	CSP0 CSP1	FTDP - Sourceld: 0x0827/0x HouseKeeping	CSP0	CEDI	CSP Health System L	CSP0	CSP1
mmand Counter:	109 108	Command Counter:	00	00	RAM Total: 10.052E4 10.052E4		
ommand Error Counter:	00 00	Command Error Counter:	00	00			
annunu error counter.	00 00	Command Error Counter.	00		RAM Free:	72092	72732
I-Sourceld: 0x0820/0x0C2		FT -Sourceld: 0x0822/0x00	:22		Buffers: 00 00 Cached: 17552 1754		
louseKeeping	CSP0 CSP1	HouseKeeping	CSP0	CSP1			
Command Counter:	366 364	Command Counter:	109	108	Vmalloc Total:	91.75E4	91.75E4
Command Error Counter:	00 00	Command Error Counter:	00	00	Vmalloc Used:	44812	19636
ealth -Sourceld: 0x0829/0	00029	TO -Sourceld: 0x0821/0x00	C21		Uptime:	01/01/1970 01:31:36	
louseKeeping	CSP0 CSP1	HouseKeeping	CSPO	CSP1	Load 1:	00	10.368E8
Command Counter:	1459 1458	Command Counter:	110	108	Load 2:	10.09E8	10.311E8
Command Error Counter:	00 00	Command Error Counter:	00	00	Load 3:	10.284E8	10.284E8
		F south the second second second			Number Processes:	60	59
SELFTIMER - Sourceld: 0x08		FTDPI -Sourceid: 0x082C/0		and the	IRQ 0:	32.555E5	32.63E5
louseKeeping	CSP0 CSP1	HouseKeeping	CSPO	CSP1	IRQ 1:	98	00
Command Counter:	2	Command Counter:	1	1	IRQ 12:	-01	-01
Command Error Counter:		Command Error Counter:	-	+ -	IRQ 15:	-01	-01
P -Sourceld: 0x0831/0x0C3	1	SCR -Sourceld: 0x0832/0x	0C32				
HouseKeeping	CSP0 CSP1	HouseKeeping	CSPO	CSP1			
Command Counter:		Command Counter:	00	00			
Command Error Counter:	+ +	Command Error Counter:	00	00			
CSP 0 EVS Message: SCR CSP 1 EVS Message: SCR		completed completed					
000: 1D AB 01 3F 04 FB 42:	2B 37 EF 1A 60	00 00 00 00					
032: FF	F FF FF FF FF 3 33 33 33 33 3 33 33 33 33	00 00 03 00 FF FF FF FF FF FF FF FF FF FF FF FF 33 33 33 33 33 33 33 33 33 33 33 33 33	FF FF FI 33 33 3 33 33 3 00 00 0	F FF FF 3 33 33 3 33 33 3 33 33 0 00 00	FF FF 33 33 33 33 33 33 33 33 33 33 33 33 33		
160: 00 00 00 00 00 00 00 00 0	0 08 01 C1 6D						_
$\begin{array}{c} 160:\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\$	0 08 01 C1 6D 0 02 00 01 00 0 01 00 01 00 0 0A 00 01 00 0 01 00 01 00 0 01 00 01 00 0 4A 00 01 00 0 00 00 00 00 0 00 00 00 00 0 00 00	01 15 84 58 0F 00 C5 07 0 01 00 00 00 15 50 01 00 02 05 00 00 00 30 01 00 06 09 00 00 00 03 00 11 00 64 00 00 00 00 03 00 11 00 12 11 00 00 00 10 01 00 11 00 12 00		0 02 00 0 01 00 0 03 00 0 01 00 0 01 00 0 00 00 0 00 00 0 00 00 0 00 00 3 3 00	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		-

Example Commanding Window

STP-H5 ISEM Control Center	- American Street					
Elle Edit Tools Window Help						
Messages and Scripts	★ 10 ± 0 + 0	Argument Filter: Standard 💌				
CSP Commands CSP Commands CSP Commands CCL_CAMERA_GET d CCL_CAMERA_SET d CCL_HK_REQUEST d CCL_RST_COUNT d CCL_SET_CAM_UART_NA d CCL_SET_COUNT_FILEN d CCL_SET_COUNT_FILEN d CCL_SET_COUNT_FILEN d CCL_SET_CAMENAL_SS d CCL_SET_CAMENAL_SS d CCL_SET_CAMERAL_SS d CCL	Entry	Value				
	1) Keep Raw?	0				
	2) Keep PPM?	0				
	3) Keep thumbnail?	1				
	4) Filename	Invmem/pictures/foo				
	Command ID	200				
	Packet Length	47				
	Stream ID	18C8				

Python Image Display







Mission Objectives





Primary Objectives

- Advance TRL of Xilinx Zynq SoC in Low Earth Orbit
 One of many devices that are being considered for next generation of space-processing devices
- Monitor and record upset rates of both processing system (CPU) and programmable logic (FPGA) of Zynq
 Eocusing on performance of ARM
 - Focusing on performance of ARM cores, as well as, L1 and L2 caches


- Perform image-processing techniques including noise reduction and image enhancement on terrestrial-scene data products
 - Hardware acceleration in FPGA fabric compared with processing on ARM cores with NEON acceleration





Secondary Objective: Space Middleware - ADDAM

- System for dependable, distributed, and parallel computation
 - Self-recovering distributed system adopting roles of coordinator or worker as needed
 - o Targeting onboard processing and task management
- Platform for building software fault-tolerance
 - o Operating using task division
 - Coordinator process assigns tasks to worker process, receives results
 - Dependability through task redundancy, task reassignment for worker failure, and failover on coordinator failure
 - Supported by management threads providing fault awareness



Coordinator






Secondary Objective: Uploads & Partial Reconfiguration


Upload Capability

- System software supports upload of application binaries, bitfiles, and kernel updates
- Separate boot partition for uploading new images

• Partial Reconfiguration (PR)


- Process of changing a specialized section of reconfigurable hardware circuitry during operational runtime
 - Mission Availability: Large suite of applications to swap in
 - Fault Tolerant Designs
 - Post-mission extendible operation with quick and seamless postlaunch functional updates





Purple Boxes

Denote PR Regions



Example Designs with PR Regions





Secondary Objective: Device Virtualization


- CSP hosts new OpenCL stack using flexible accelerator contexts
 - Automatic design of multiple configurable, high-performance accelerators from C kernels
 - Merges individual accelerators into multiple PR modules to save area, increase flexibility
 - Fast (< ~1s) kernel compiles by abstracting over FPGA
 - Fast switches for resident module (1ks cycles)
 - o Platform layer optimized for Zynq
- Decouples applications/designers from details of FPGA hardware
 - Host-enforced security, energy policies (app never directly configures FPGA hardware)
 - Lifetime addition/optimization of app acceleration by uploading library patches
 - o Flexibility to support dynamic optimizations

_global float *dat _constant float *d _global float *y) uint D0=get_gld uint D1=get_gld uint S0=get_gld float s = 0;


for (uint x=0:

for (uint y

s += da * coefs




Runtime $k = A(1) \rightarrow k = B(1) \rightarrow k = C(1)$ fast (< 1s) coarse-grain mapping OpenCL Compiler







HLS with Reconfiguration Contexts and Supernets





FPGA

V

FPGA

programmed

with context's

bitstream



Conclusions

Major challenges lie ahead

- o Escalating app demands in harsh environments
- o Tightening constraints of platform, budget, process
- Necessitates adeptly doing more with less
- CHREC Space Processor on STP-H5
 - o Focus upon validating new CSPv1 flight design
 - Concept of multifaceted hybrid design
 - Download exciting science and technology results
 - Record vital heath & status, images, and upset rates
 - o Push the bounds of possibility in space
 - Demonstrate experimental technology and methods in space with secondary objectives







More information?

Dr. Alan D. George (PI), Professor of ECE and Director

NSF Center for High-performance Reconfigurable Computing (CHREC) University of Florida, Dept. of Electrical and Computer Engineering Room 327, Larsen Hall, 968 Center Drive, POB 116200Gainesville, FL 32611-6200 Office: (352)392-5225, Fax: (352)392-8671, Lab: (352)392-9038 Email: ageorge@uft.edu or george@chrec.org

Gary Crum, Aerospace Technologist - Data Systems

Code 587 - Science Data Processing Branch NASA Goddard Space Flight Center Building 23, Room W315 Greenbelt, MD 20771 Office: (301) 286-3713 Email: <u>gary a crum@nasa.gov</u>

Dr. Mike J. Wirthlin, Professor of ECE

NSF Center for High-performance Reconfigurable Computing (CHREC) 459 Clyde Building, Brigham Young University, Provo, Utah 84602 Office: 801-422-7601 Email: withlin@ee.byu.edu



Questions?

00

0910

2510 ISIC

ART 1/0 B FP6A Bank 3 C FP6A Bank 3

Ser lis

ð æ Pett 9020

IC IA

++10

E+ 18 ===

0+ 125 m

DNG el e

-

