We are IntechOpen, the world's leading publisher of Open Access books Built by scientists, for scientists

4,800 Open access books available 122,000

135M



Our authors are among the

TOP 1%





WEB OF SCIENCE

Selection of our books indexed in the Book Citation Index in Web of Science™ Core Collection (BKCI)

Interested in publishing with us? Contact book.department@intechopen.com

Numbers displayed above are based on latest data collected. For more information visit www.intechopen.com



Vladimir G. Krasilenko, Aleksandr I. Nikolskyy and Alexander A. Lazarev

Additional information is available at the end of the chapter

http://dx.doi.org/10.5772/54540

1. Introduction

One of the problems in high speed computing is the limited capabilities of communication links in digital high performance electronic systems. Too slow and too few interconnects between VLSI circuits cause a bottleneck in the communication between processor and memory or, especially in multiprocessor systems, among the processors. Moreover, the problem is getting worse since the increasing integration density of devices like transistors leads to a higher requirement in the number of necessary channels for the off-chip communication. Hence, we are currently in a situation, which is characterized by too few off-chip links and too slow long on-chip lines, what is described as the interconnect crisis in VLSI technology [1]. More than ten years the use of optical interconnects is discussed as an alternative to solve the mentioned problems on interconnect in VLSI technology [2]. A lot of prototypes and demonstrator systems were built to prove the use of optics or optoelectronics for offchip and on-chip interconnects [3]. The possibilities of current VLSI technology would allow integrating a massively-parallel array processor consisting of a few hundred thousand simple processor elements (PEs) on a chip. Unfortunately it would be a huge problem to arrange several of such PE arrays one after the other in order to realize a highly-parallel superscalar and super-pipelined architecture as well as an efficient coupling to a memory chip. The reason for these difficulties is the not sufficient number of external interconnects to move high data volumes from and to the circuits. In optoelectronic VLSI one tries to solve limitation problem by realizing external interconnects not at the edge of a chip but with ar-



© 2013 Krasilenko et al.; licensee InTech. This is an open access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

rays of optical detectors and light emitters which send and receive data directly out from the chip area. Honeywell has developed such devices with VCSEL diodes (vertical surface emitting laser diodes) and metal – semiconductor – metal photo-detectors in research project [4].

This allows the realization of stacked 3-D chip architecture in principle. The main problems are not the manufacturing and operating of single devices but the combination of different passive optical elements with active optoelectronic and electronic circuits in one system. This requires sophisticated mounting and alignment techniques which allow low mechanical tolerances and the handling of thermal problems. At present the situation for smart detector circuits is much easier. They can be regarded as a subset of OE-VLSI circuits because they consist only of arrays of photo-detectors with corresponding evaluation circuit for analogue to digital converting. Optical detectors based on PN or PIN photodiodes can be monolithically integrated with digital electronics in silicon what simplifies the design enormously compared with OE-VLSI circuits that in addition contain sender devices realized in GaAs technologies. Furthermore smart detector circuits can be manufactured in nearly every semiconductor fabric. Smart detectors or smart optical sensors show a great application field and market potential. Therefore our approach favors a smart pixel like architecture combining parallel signal detection with parallel signal processing in one circuit. Each pixel has its own PE what guarantees the fastest processing.

The strategic direction of solution of various scientific problems, including the problem of creation of artificial intelligence (AI) systems, human brain simulators, robotics systems, monitoring and control systems, decision-making systems, as well as systems based on artificial neural networks, etc., becomes fast-acting and parallel processing of large2-D arrays of data (up to 1024x1024 and higher) using non-conventional computational systems, corresponding matrix logics (multi-valued, signed-digit, fuzzy logics, continuous, neural-fuzzy and others) and corresponding mathematical apparatus [5-11]. For numerous perspective realizations of optical learning neural networks (NN) with two dimensional structure [5], of recurrent optical NN [6], of the continuous logic equivalency models (CLEM) NN [7-10], the elements of matrix logic are required, and not only of two-valued property, threshold, hybrid but also continuous, neural-fuzzy logics and adequate structure of vector-matrix computational procedures with basic operations of above-mentioned logics. Optic and optoelectronic technologies, methods and principles as well as corresponding element base provide attractive alternative for 2D data processing. These technologies and methods successfully decide problems of parallelism, input-output and interconnections. Advanced nontraditional parallel computing structures and systems, including neural networks, require both parallel processing and parallel information input/output. At the same time there are many new approaches that are based on new logics (neural-fuzzy, multi-valued, continuous etc.). The using of the standard sequential algorithms based on a few operations makes the approaches long-running. But only a few of them [12] can be used for processing of 2D data and perform wide range of needed arithmetic and logic operations). Generalization of scalar two-valued logic on matrix case has led to intensive development of binary images algebra (BIA) [13] and 2D Boolean elements for optic and optoelectronic processors [12-17].

Taking into consideration the above-described approach, consisting in universality, let us recollect some known facts regarding the number of functions. The number of Boolean functions of *n* variables in algebra of two-valued logic (TVL), which is also Boolean algebra, equals 2^{2^n} . In this TVL there are $N_2=2^n$ atoms, which are minterms. Functions of *n* variables *k*-valued logic (*k*>2) are reflections $A^n \rightarrow A$, where $A=\{0, 1, ..., k-1\}$, and the number of functions equals $N_k = k^{k^n}$. Algebra, formed by set ${}^{\wedge}C_u = [0, 1]$ or ${}^{\wedge}C_b = [-1, 1]$ is called continuous logic (CL) algebra, and the number of CL functions, as reflections $C_u^n \rightarrow C_u$ depending on the CL algebra can be infinite or finite (the set of reflections is always infinite). CL functions are called only those functions of the set N_A , which are realized by formulas. The number N_A of CL functions in the most developed CL algebra – quasi-Boolean Cleenee algebra $(\Delta = (C_u, \land, \lor, \lor))$, in which any function on any set of arguments takes the value of one of the arguments or its negation, is finite. In this case the number $N_A(n)$ of functions of *n* arguments increases with increase of *n* very rapidly [4]: $N_A(0)=2$; $N_A(1)=6$; $N_A(2)=84$; $N_A(3)=43918$.

We would like to draw the attention to the fact, that both natural neurons and their more complex physical and mathematical models suggest discrete-analog and purely analog means for information processing with different level of accuracy, with the possibility of rearrangement of chosen coding system. This, in its turn, requires corresponding image neuron circuit engineering with programmable logic operations, with transition from analog to discrete processing, to storing etc.

Thus, the search of means aimed at construction of elements, especially universal (at least quasi-universal or multifunctional) with programmable tuning, able to perform not only operations of two-valued logic, but other matrix (multi-valued, continuous, neural-fuzzy, etc.) logic operations is very actual problem [15]. One of promising directions of research in this sphere is the application of time-pulse-coded architectures (TPCA) that were considered in works [18-20]. These architectures were generalized in [11], taking into account basic possible approaches as well as system and mathematical requirements. The time-pulse representation of matrix continuous-logic variables by two-level optic signals not only permits to increase functional possibilities (up to universality), stability to noise, stability and decrease requirements regarding alignment and optical system, but also simplify control circuits and adjustment circuits to required function, operation, and keep untouched the whole methodological basis of such universal elements construction, irrespective of valuedness of a logic and type of a logic.

But there is another approach based on the use of universal logic elements with the structure of multiple-input multiple-output (MIMO) and time-pulse coding. We call such elements - the elements of picture type (PT). At increase of number of input operands and valuedness of logic (up to continuous) the number of executable functions also increases by the exponential law. This property allows simplifying operation algorithms of such universal optoe-lectronic logical elements and hence to raise information processing speed. Most general conceptual approaches to construction of universal picture neural elements and their mathematical rationales were presented in paper [11]. But those were only system and structural

solutions that is why they require further development and perfection. Mathematical and other theoretical fundamentals of design of matrix multi-functional logical devices with fast acting programmable tuning were considered in paper[19], where expediency of functional basis unification, that is promising for optoelectronic parallel-pipeline systems (OEPS) with command-flow 2D-page (picture) organization [20], necessity in arrays of optic or optoelectronic triggers (memory elements) of picture type for storage of information and controlling adjusting operands as well as perspective principles of presentation and coding of multi-valued matrix data (spatial, time-pulse and spectral) were shown. Besides, the analysis of various algebra logics [11, 19, 21-24] for functional systems of switching functions, in spite of their diversity allows us to suggest a very useful idea, in our opinion, that lies in following.

It is possible to create more sophisticated problem-oriented processors, in which the specific time-pulse operands encoding and only elements of two-valued logic are used, which will realize functions of different logics, continuous etc. Taking into account the universality, parallel information processing of the universal elements and the use of only two-valued logic elements for implementation of all other operations the approach is a very promising.

That is why the aim of the given work is to consider the results of design and investigation of optoelectronic smart time-pulse coded photocurrent reconfigurable MFLD as basic components for 2D-array logic devices for advanced neural networks and optical computers.

2. Design and simulation of two variants of the OPR MFLD base cell

2.1. Picture continuous logic elements (PCLE)

Figure 1 shows the structural diagram of picture neural element (PNE) for computation of all basic matrix-continuous-logic (MCL) operations in matrix quasiBoolean algebra C=((A,B),^, `,-) [11] for which in any set of MCL arguments matrix continuous logic function (MCLF) F takes the value of a subregion of one of the arguments or its supplement. The PE of matrix two-valued logic (MTVL), performing MTVL operations over matrix temporal functions Oⁱ t(t) (in point of fact two-valued 2D-operands) realize MCLF over continuous logic variables (CLV) Oⁱ t. The time-pulse coding of a grayscale picture is shown in Figure 1. As it is seen in Figure 2 at each point of picture output of PNE, MCL can be performed over continuous logic variables (CLV) O¹ _{ijT},...Oⁿ⁼² _{ijT}, presented by t¹ _{ij},...tⁿ _{ij} durations of time pulse signals, during each interval T one of the following operations of CL: min(a,b), max(a,b), mod(a-b), mod(a-b), complementary $\bar{a}=1-a$, equivalence, etc [10, 11, 23]. The duration of MTVL formed at the output and as a result of PNE, signal $f_{ii}^{NE}(t) = f_{ii}^{NE}(O_{ii}^{1}(t), O_{ii}^{2}(t))$, is CL function of input binary temporal variables durations. Thus, as it is seen from Figure 3, almost all basic operations of continuous logic, neural-fuzzy logic, that are shown in work [21], can be realized with the help of the time-pulse coding of variables X_1, \ldots, X_n and universal (or multifunctional) picture element (UPE) of two-valued logic (TVL). But for that pulse width modulator (PWM) of PT is needed. It is not needed to

form contrast-conversion (complementary operand) image for analog picture optic inputs if PWMs PT have complementary outputs.




Figure 1. The PNE of matrix-continuous-logic (MCL) with programmable tuning

Thus, becomes obvious that for time – pulse coding realization of PNE of matrix-continuous -logic (MCL) with programmable tuning is necessary UPE of TVL or picture MFLD, by means of which continuously – logic operations over time – pulse signals can be realized. In Figure 1 selection of picture logic functions is carried out by electric adjusting signals and all array cells will realize the same function at the same time. For many appendices it is expedient to choose a logic function at each point of the matrix processor, and therefore there is a desire to make management and tuning also in the form of optical matrix operands. It essentially expands functionality of such processors and MFLD on which basis they are realized.

In work [25] MFLD of two-valued logic (TVL) on current mirrors, photodiodes and LEDs with schemes of their drivers are described and simulated. They are relatively difficult as contain four current mirrors (CM), four schemes XOR, four elements AND and one logic element OR. In the same work different optoelectronic circuitry were offered on base of 2-4 CM and one photo diode, realizing the Boolean operations AND, NOT, OR, NOR, et al with potential and current outputs. They are based on threshold elements, comparators of currents (photocurrents) on current mirrors and circuitry of limited subtraction (CLS). Such base elements also were used for realization of other elements of continuous logic, including operations equivalence (nonequivalence) and etc. [21, 26, 27]. Therefore developing further this approach we use for design of the OPR MFLD.





Figure 2. Time diagrams of CL operation fulfillment by means of time-pulse CL variables

2.2. Designing of the base cell for the first version of OPR MFLD-1

The function circuit of the OPR MFLD-1 (the first version) is shown in figure. 3, and the circuit diagram of the OPR MFLD-1 on 1.5µm CMOS transistors is shown in figure. 4. It contains 4 optical inputs (the aperture of photodiodes PD) four cells $(PD-CM)_1 \div (PD-CM)_4$ executing a role of threshold elements (a threshold $-i_0$) and realizing operation of the limited subtraction(LS): $i_{CM_i} = i_{pd} - i_0$; current mirror CM5 (or instead of its CM'5 with the optical adjusted threshold) for the reproduction of thresholds $i_0 = 2I_0$; current mirrors CM6-M and CM7-M (M denotes the multiplication currents) for formation together with drivers signals (currents) for four LEDs (2 direct outputs) and LED ′ (2 additional inverse outputs).

The cell for the first version of OPR MFLD-1 has a different sub-options, which correspond to different patterns of formation of the thresholds $i_{0'}$ namely: 1) sub-option with the formation of all four thresholds using individual current sources, 2) sub-option - with the help of a current mirror - multiplier CM5 and a single current source2 $I_{0'}$ 3) sub-option - using the current mirror-multiplier CM'5 with a photodiode for input of the threshold current $i_0=2I_0$.

In Figures 5a, 5b it is shown constructive (a matrix fragment – one OPR MFLD-1) the scheme of base nodes and the most simple optical imaging system for connections. The scheme contains 4 photo diodes, 5+8+5=18 transistors (without transistors of drivers) and the scheme is enough simple. By changing optical (or electrical) signals of tuning vector y1÷y4 at input 4 photodiodes signals from light emitter diodes LED and \overline{LED} of the OPR MFLD-1 scheme are moved.









Figure 4. The circuit diagram of the OPR MFLD-1 on 1.5µm CMOS transistors for modeling with OrCAD 16.3 PSpice

Signals from the first input A and from the second input B (a variant of output II) together with tuning vector y1÷y4 will be transformed to a total photocurrent. Base elements of limited subtraction (LS) based on (PD-CM)_i separate out corresponding logic minterms by subtraction of threshold currents i_0 from currents of PDs. We researched various updating of such base circuits. For the task of thresholds it is possible to use the various optical and electric approaches, besides operating generators of currents and various schemes of drivers are possible. A basic accent we nevertheless do on input part of conversion and processing, because forming of matrix of emitters is simpler task, if not to take into account the technological aspects of their integration on a chip.







2.3. Simulation of the base cell for the first version of OPR MFLD-1

Results of modeling by means of package OrCAD 16.3 of the offered OPR MFLD-1 are shown in Figure 6 for different tuning signals y1y4 which set necessary functions, for different supply voltage and different amplitudes of currents I_0 (3µA, 10µA and 30µA) accordingly. In Figure 6a, the first diagram above shows the pulses of currents I30, I29, which correspond to the inputs of BN, AN, and current ID (Q40) at the output node (PD-CM)₁. On the same Figure, the second, third and fourth diagrams show, respectively, the input and output pulse currents of nodes (PD-CM)₂÷ (PD-CM)₄. Current pulse I35 duration (see the third diagram in Figure 6a), which is at the input A, equals 2µs. Current pulse I39 duration (see the fourth diagram in Figure 6a) equals 7µs at the input B. The output pulse current ID (Q44) of the circuit is shown in the bottom diagram in Figure 6a and its duration equals 8µS (8=10-2). This confirms the correctness work of the circuit.




Figure 6. a) Simulation results of cell of OPR MFLD-1 for functions of NAND two-valued logic(TVL) and NMIN continuous logic (CL) at a supply voltage5 V; (b) Simulation results of cell of OPR MFLD-1 for functions of OR TVL and MAX CL logic (3 V, t(A)=t(I35)=200nS, t(B)=t(I39)=700nS, t=100nS, T=1,1 μ s); (c) Simulation results of cell of OPR MFLD-1 for functions XOR TVL and NEQ CL (3V, 0.1mW, 3 μ A, t(A)=t(I35)=200nS, t(B)=t(I39)=700nS,T=1.1 μ s); (d) Simulation results of cell of OPR MFLD-1 for functions NXOR TVL and EQ CL (3V, 10 μ A, photo-configurable, t(A)=t(I35)=2 μ S, t(B)=t(I39)=7 μ S, t_{out} = t(ID(Q44))=2+3=5 μ S)

The diagrams in Figures 6b, 6c, 6d, similar to Figure 6a shows the corresponding input and output currents of the circuit. The difference lies in the different modes for different input pulse durations and the presence of additional power consumption graphics. In Figure 7a dependence of power consumption of OPR MFLD-1 from I_0 and supply voltage is shown, and in Figure 7b dependence of t_{preset} and t_{fronts} from $I_0=I_{\text{max}}$ is shown. From them it is visible, that the power consumption of OPR MFLD-1 P_{drain} (without drivers and output part) is about 0.1-2.5mW. If to take into account that the currents of LEDs must (taking into account the coefficient of transformation and sensitiveness of photo-detectors PD) to be at least in 5÷10 times more, the P_{drain} will increase in 2÷4 times. But, for example, at $I_0=10\mu A$, the power consumption will be $P_{drain} \leq 4$ ÷5mW. At currents 1÷3 μ A it decreases to 1mW. Delay time is no more than 50÷100 ns, and the period T of time pulse processed signals go into in a microsecond range 1÷16 μ s. If to use not 1.5 μ m technologies CMOS transistors, but more ad-

vanced, that is possibility to receive processing time T at level $1\div10$ ns, i.e. to raise productivity of one channel OPR MFLD-1 to 10^8-10^9 CL-logic operations/sec.

We tested experimentally the circuit for all functions that it can implement. The experiments confirm the implementation of all theoretically possible functions in a wide range of voltages, currents and operating periods of treatment. But given the size limitations of article, here we do not present all results and charts.




Figure 7. a) Dependence of the power consumption from supply voltage and input current range; (b) dependence of time delay and fronts from supply voltage and input current values

If cells of the MFLD-1 with P_{drain} = 1÷5mW are integrated into array of 32x32 elements or more, the general productivity of such array OPR MFLD-1 will reach 10¹² CL-logic operations/sec. A modified variant of OPR MFLD-1 in which signals y1,y4 are realized on current generators with possibility of their programming is also offered. Besides, if the array of cells MFLD-1 realizes the same function it is possible to choose signals with sample corresponding nodes (PD-CM)_i. The problem of simplification of the optical system is decided in this case. Because it is necessary to give signals not from three optical apertures, but only from two apertures on the OPR MFLD-1 chip.

2.4. Modeling of array of the OPR MFLD-1 with MathCAD

Modeling results of the OPR MFLD-1 with MathCAD which confirm normal functioning of OPR MFLD-1 for all 16 possible functions of binary logic and corresponding functions of continuous logic are shown in figure 8-11. Two inputs 2D operands XA and XB (Figure 8) with dimensional of 32x32 pixels are transformed to XAR and XBR by multiplication of one pixel to 2x2 pixels. Matrixes XAR, XBR have dimensional of 64x64 pixels.




Figure 8. Simulation results of forming and processing processes using OPR MFLD-1

Four matrixes M1÷M4 are formed with formulas shown in Figure 9. These matrixes are used for selection of one subpixel of four pixels of XAR and XBR. Matrixes AXR and BXR are formed after XAR and XBR by elementwise non-equivalence (\oplus) operation on matrixes MA and MB. Tuning 2D operand OP is formed by matrixes M1÷M4 and scalar tuning signals oy1÷oy4 or by signals y1÷y4.

$M1_{i,j} := mod[(i + 1), 2] \cdot mod[(j + 1), 2]$	MA:=M1+M2 OP:= $\sum_{i=1}^{4} oy_i \cdot M_i$,
$M2_{i,j} := mod[(i + 1), 2] \cdot mod[(j + 0), 2]$	MB:=M1+M3 where $M_i \in M1 \div M4$
$M3_{i,j} := mod[(i + 0), 2] mod[(j + 1), 2]$	$AXR\coloneqq\overrightarrow{(XAR\oplusMA)} BXR\coloneqq\overrightarrow{(XBR\oplusMB)}$
$M4_{i,j} := mod[(i + 0), 2] \cdot mod[(j + 0), 2]$	SAB = AXR + BXR + OP

Figure 9. Transformations formulas for matrixes, tuning operand OP formation and additions

Matrix SAB is formed as sum of AXR, BXR and OP. Threshold processing is done over elements of SAB matrix and matrix QSAB is formed:

$$QSAB_{i,j} = \Phi \left[1 - \Phi \left(3 - SAB_{i,j} \right) \left(3 - SAB_{i,j} \right) \right] \left[1 - \Phi \left(3 - SAB_{i,j} \right) \left(3 - SAB_{i,j} \right) \right]$$
(1)

The threshold value tr =3. Four subpixels are united to one pixel with formula

$$UQSAB_{k,l} = QSAB_{2k,2l} + QSAB_{2k,2l+1} + QSAB_{2k+1,2l} + QSAB_{2k+1,2l+1}$$
(2)

and output matrix UQSAB dimension is 32x32. Another final threshold processing (t_0 =1) is done with formula

$$ESAB_{k,l} = \Phi \left[1 - \Phi \left(1 - UQSAB_{k,l} \right) \left(1 - UQSAB_{k,l} \right) \right] \left[1 - \Phi \left(UQSAB_{k,l} \right) \left(1 - UQSAB_{k,l} \right) \right]$$
(3)

and output matrix ESAB is formed.

For more detailed consideration fragments AP, BP, OPP, OSP, OQP, QSP with dimensional of 2x2 subpixels or 4x4 pixels from matrixes AXR, BXR, OP, SAB, UQSAB, ESAB are shown in Figure 10. The fragments are shown as matrixes and images. For conventional presentation of the images in MathCAD the matrixes are multiplied by 80. Output of equivalence operation is QSP with dimensional of 2x2, but for OPR MFLD correct operation matrixes QSAP and QABP with dimensional of 4x4 are used.




Figure 10. Simulation results of four base cells (2x2 subpixel) of matrix OPR MFLD-1 (function NXOR - EQ)

Examples of other functions realizations with the OPR MFLD-1 as fragments of images are shown in Figures 11




Figure 11. Simulation results for other functions realizations with the OPR MFLD-1

2.5. Investigation of the base cell for the second version of OPR MFLD-2

2.5.1. Simulation of OPR MFLD-2 with OrCAD 16.3

The second circuit variant is shown in Figure 12. It differs from the previously discussed first variant that the input optical signals from each of the i,j-th base cell of two picture operands are fed to a photo-detector. One of the picture input using the appropriate shadow mask weakens the signals of one of the operands is a factor of 2. Therefore, the first unit of the circuit consists of current comparators, which convert the output voltages into a digital form that is uniquely appropriate input situation.




Figure 12. Circuit diagram of the base cell for the OPR MFLD-2 (the second version)

With the help of nodes in the current voltage conversion and control signals Y0-Y3 at the output node is formed by the resulting signal as a current, which corresponds to the selected desired logic function. The set of possible logical set of vector signals Y0-Y3 has 16 possible combinations. Selecting one of them allows you to implement any 16 of possible two-valued logic of binary operations. If the input signals are continuous in the time-pulse coded form, selecting the desired operation as a two-valued logic, such as AND, the operation MIN is implemented from time-pulse encoded signals. For the first model experiments in the scheme of an input photo-sensor used two of the current source to set the time of the input time-pulse signals (TPS).Instead of photo detectors are used to control the function of the sources of Y0 \div Y3 current. The reference currents are shown as current sources for simplicity. The current sources can be implemented on the same transistors or may be given by means of optical signals with fixed intensity. For the formation of the amplified output cur-

rent which is required for light emitters, or for driver circuit, you can use the multiplier current at the current mirror.

The simulation results of this scheme on 65nm CMOS transistors with OrCAD 16.3 PSpice, at different voltages and power levels of input signals are shown in fig. 13 -20.




Figure 13. The results of modeling of the base cell for second version of OPR MFLD-2 for implementation of function non-equivalence of continuous logic (CL) based on XOR TVL

Experiments have shown that the power consumption of a cell does not exceed 200÷300µW, delay times and pulse fronts are less than 1 nanosecond, and the basic cell is realized on 44 (or 36) transistors and 11 current sources on 11÷15 transistors. The duration time of pulsecoded signal is in the range of processing cycles, and the pulse period is 100 nanoseconds. This shows that it is possible to increase the frame processing rate to 10 MHz but at the expense of accuracy and complexity of matching photodetectors with current mirrors. Simulation results with OrCAD16.3 of the same basic cell circuit of the OPR MFLD-2 in the mode of implementation of the functions of the nonequivalence CL or XOR TVL are shown in Fig. 13. Diagrams that explain the work of OPR MFLD-2 in the implementation of functions of the nonequivalence CL or XOR TVL: Id = 5μ A, 3V supply voltage, signal durations t^{a}_{pulse} = 50ns, t^{b}_{pulse} = 80ns. In the first diagram above - the output current signal, the second - two input signals and their weighted sum, the down three: the third, fourth and fifth - currents at the output of the threshold units (green solid) and their complements (blue dashed). It uses vector tuning signals $Y = \{Y0, Y1, Y2, Y3\} = \{0, 1, 1, 0\}$, and the current level is 5 μ A. At the output the correct signal is formed \approx 30 ns duration. The change of the vector set to {0, 1, 0, 0} allows for the output function I22 * NI23 (where NI23 - the complement of the signal I23), as shown in Figure 14. For credibility, that the function is implemented correctly, we did a change in the duration of signals, such that the first signal $t_{pulse}(I22) = 80$ ns and $t_{pulse}(I23) =$ 50ns (the signals changed their duration). The results showed that there was a signal at the output, which has a duration ≈30 ns.



Figure 14. The diagrams of signals in the circuit with a vector set {0, 1, 0, 0} for the implementation of the function AND(a, b), where a=l22, b=l23

If change of the vector set to {0, 0, 1, 0} than there is a signal at the output which differs only in the short false pulses. Change of durations of the input signals at the same vector set provides the desired signal at the output (see Figure 15). This confirms the correct operation of the scheme.



Figure 15. The diagrams of signals in the implementation of the function AND (a, b) defined by the vector set {0, 0, 1, 0}, where a=122, b=123, t_p (122) = 50ns, t_p (123) = 80ns.

In Figure 16 (left) the implementation of the equivalence CL (based on NXOR TVL) is shown. The output signal (the first graph above) has the total duration of 70ns. The operation NOR TVL and on its basis the operation $\overline{\max}(a, b)$ CL, or the same operation $\min(\bar{a}, \bar{b})$ CL is shown in Figure 16 (right). Duration of the output signal is 20ns. Signal diagrams for mode of formation of min CL-function (based on AND) are shown in Figure 17. Left on the diagrams shows the control signals of the vector **Y**= {Y0, Y1, Y2, Y3} = {0, 0, 0, 1}, and the right - signals: output, input and intermediate. As can be seen from the simulations, device successfully implements the desired function when changing the supply voltage from 1,5V

to 3.3V and in accordance with the results: power consumption $P_{drain} \le 150 \mu W$ by 1.5V, current pulses amplitudes are 5µA and 10µA; power consumption $P_{drain} \le 350 \mu W$ by 3.3V, current pulse amplitudes 5µA and 10µA.




Figure 16. Simulation results of the base cell for second version of OPR MFLD-2 for implementation of function: left - equivalence operation CL (NXOR TVL), right - operation $\overline{\max}(a, b)$ CL (NOR TVL)




Figure 17. Signal diagrams for mode of AND (min CL) operation implementation

Circuit diagram (Figure 18) of the OPR MFLD-2 with photodiodes is used for simulations with OrCAD16.3 PSpice. The model of the photodiode is the same as in Figure 4. The simulation results are shown in Figure 19. Displaying 4 periods, at each different tuning vector set is applied and different functions is performed: the first period - vector $\{1,0,0,1\}$ (equivalence), the second period - vector $\{1,0, 1,0\}$ (inversion of the first variable), the third period - vector $\{0,1,1,0\}$ (non-equivalence), the fourth period - vector $\{0,1,0,0\}$ (AND (\bar{a} , b).

The signals of these vectors are displayed on the lower four graphs yellow lines. The blue lines show the output currents generated configuration signals and the corresponding nodes. The sum of output currents of these nodes represents the output signal. It was featured on the second chart above the green line and the input photocurrent from the two arguments shows a blue line. At the top graph shows the power consumption of the base cell. The main problem in these cells is a significant deterioration in fronts (an increase of up to 200 ns). Moreover, no change in the operating voltage from 3V to 5V, no change in amplitude of photocurrents (in the experiments, Io = 5μ A, 10μ A, 15μ A, but at 20μ A did not work!), including at different levels of reference current generators, practice does not significantly affect the duration of the fronts. It is therefore necessary to look for other circuit solutions, for example, use the cascode circuit of current mirrors, more complex, but high-speed, current or voltage comparators. But at the same time significantly increase the hardware cost of a basic cell, and it does not allow for a high level of integration on a chip. So here we are showing the circuit with extended processing period up to 10μ S, which with Io = 5μ A circuit will provide the required characteristics. Power consumption does not exceed $300 \div 350 \mu$ W at a supply voltage of 2.4V and the 3.0V on photodiodes. Results of experiments are shown in Figure 20. By dynamic reconfiguration of optical signals (vector Y) the desired function of the basic cell is provided and duration of the reconfiguration process is equal to the period T = $10 \div 100 \mu$ s. In addition, if use other technologies, the vectors set can be represented using electrical signals.




Figure 18. The base cell for OPR MFLD-2 with one input and four control photodiodes



Figure 19. Diagrams of signals at modeling cell with an optical configuration for the desired function and the input photodiode




Figure 20. Diagrams showing the ability to dynamically reconfigurable the cells on the implementation of all 16 possible functions of TVL with period of 100µs (total duration 16 periods). The first graph shows the output signal and the second - the input signals. At the bottom four graphs in yellow show signals at photodiodes, and green - generated current logical components

2.5.2. Simulation of the OPR MFLD-2 with MathCAD

Simulation results of the offered OPR MFLD-2 with MathCAD and it usage for image processing and fuzzy logic operations are shown in fig. 21-24. Formulas for simulation processing with MathCAD are shown in Figure 21. At first, input two 2D operands A1 and B1 and its weighted sum SIAB are formed. The coefficient and threshold t₀= 10 because the current in the OPR MFLD-2 circuit is 10µA. Contrast complementary images are matrixes AN1 and BN1. After threshold processing by current comparators the direct matrixes T1SIAB, T2SIAB, T3SIAB and matrixes TN1SIAB, TN2SIAB, TN3SIAB of complementary images are formed. Four picture tuning operand NY0 ÷NY3 are formed with tuning vector signals ny0÷ny3. Four logical members SY0÷SY3 are formed using simultaneous threshold and state decoding operations. The sum of those members is the output matrix function NF. All operands dimension is 64x64 elements. All images of above mentioned matrixes and some output functions are shown in Figure 22.




Figure 21. Formulas for simulation of OPR MFLD-2 with MathCAD





Figure 22. The simulation results of the OPR MFLD-2 with MathCAD for single-cycle high-speed computation of continuous logic operations and / or fuzzy logic for membership functions. In the bottom row the functions realization MAX/OR, MIN/AND, EQ/NXOR, $(\bar{A} \cdot B)$ over the two graphs presented in the form of membership functions of operands **A1** and **B1**

Simulation results for different functions (AND, EQ, NEQ, OR) implementation in four different sub-regions is shown in Figure 23. **XD** and **YD** are the input matrixes. Tuning matrixes **VY0÷VY3** have different values in sub-regions. Output matrix **VF** is concatenation of subregion functions.



Let's demonstrate the possibilities for image processing with such devices. An example of contour extraction (**NF**) when processing the first input operand image A1 and its shifted copy **AES1** as the second operand is shown in figure 24. In figure 24: **NY0, NY1, NY2, NY3** – tuning matrixes for that operation; **NF** – the output image.




Figure 24. Simulation results of the OPR MFLD-2 with MathCAD for contour extraction

3. Conclusions

We have developed two version of OPR MFLD which realizes the universal binary logic on optical signals. They have subpixel configuration of 2x2 elements, consist of a small amount of photodiodes (4) and transistors (18), have low power consumption <1-5mW, high productivity and realize the basic set of operations of continuous logic with time pulse representation of processed signals. Modeling of such cells with OrCad is made. It is confirmed that all set of possible functions will be realized with such MFLD by a simple photo tuning. Such cells for OPR MFLD are integrated into array of 32x32 allow reaching productivity 10¹² CL-logic operations/sec.

Author details

Vladimir G. Krasilenko^{1*}, Aleksandr I. Nikolskyy^{2*} and Alexander A. Lazarev²

*Address all correspondence to: krasilenko@mail.ru,fortuna888@i.ua

1 Vinnitsa Social Economy Institute of Open International University of Human Development "Ukraine", Ukraine

2 Vinnitsa National Technical University, Ukraine

References

- [1] Semiconductor Industry Association. (2001). The international Technology Roadmap for Semiconductors San Jose, USA.
- [2] Fey, D. (2001). Architecture and technologies for an optoelectronic VLSI. *Optik*, 112(7), 274-282.
- [3] Li, G, Huang, D, Yucetukk, E, Marchand, P, Esener, J, Ozguz, S, & Liu, Y. (2002). There- Dimensional Optoelectronic Stacked Processor by use of Free-Spase Optical Interconnection and Three-Dimensional VLSI Chip Stacks. *Applied optics.*, 41.
- [4] Honeywell Technology Center. http://htchoneywell.com/photonics.
- [5] Masahiko, M, & Toyohiko, Y. (1997). Optical learning neural networks with two dimensional structures. *Proc. SPIE.*, 3402, 226-232.
- [6] Berger, C, Collings, N, & Gehriger, D. (1997). Recurrent Optical Neural Network for the Study of Pattern Dynamics. *Proc. SPIE.*, 3402, 233-244.

- [7] Krasilenko, V. G, Nikolskyy, A. I, Zaitsev, A. V, & Voloshin, V. M. (2001). Optical pattern recognition algorithms on neural-logic equivalent models and demonstration of their prospects and possible implementations. *Proc. SPIE*,, 4387, 247-260.
- [8] Krasilenko, V. G, Saletsky, F. M, Yatskovsky, V. I, & Konate, K. (1997). Continuos logic equivalental models of Hamming neural network architectures with adaptive correlated weighting. *Proc. SPIE*, 3402, 398-408.
- [9] Krasilenko, V. G, Nikolskyy, A. I, Lazarev, A. A, & Sholohov, V. I. (2004). A concept of biologically motivated time-pulse information processing for design and construction of multifunctional devices of neural logic. *Proc. SPIE*, 5421, 183-195.
- [10] Krasilenko, V. G. (1988). Optoelectronic structures in information-measuring systems for image processing. Dissertation for the degree of candidat of tech. science. Vinnitsa., 188.
- [11] Krasilenko, V. G, Kolesnitsky, O. K, & Boguhvalsky, A. K. (1995). Creation Opportunities of Optoelectronic Continuous Logic Neural Elements, which are Universal Circuitry Macrobasis of Optical Neural Networks. *Proc. SPIE*, 2647, 208-217.
- [12] Huang, H, Itoh, M, & Yatagai, T. (1999). Optical scalable parallel modified signeddigit algorithms for large-scale array addition and multiplication using digit-decomposition-plane representation. *Opt. Eng.*, 38, 432-440.
- [13] Huang, K. S, Yenkins, B. K, & Sawchuk, A. A. (1989). Image algebra representation of parallel optical binary arithmetic. *Applied Optics*, 28, N6, 1263-1278.
- [14] Awwal, A. A, & Iftekharuddin, K. M. (1999). Computer arithmetic for optical computing. Special Section Opt. Eng., 38.
- [15] Krasilenko, V. G, Yatskovsky, V. I, & Dubchak, V. N. (2001). Organization and design of computing structures of matrix-quaternion sign-digit arithmetic. *Measuring and Computer Technique in Technological Processes*, 1, 146-150.
- [16] Guilfoyle, P. S, & Mccallum, D. S. (1996). High-speed low-energy digital optical processors. *Opt. Eng.*, 35(2), 436-442.
- [17] Krasilenko, V. G, & Dubchak, V. N. (1988). Structure of optoelectronic processors of parallel type for image processing. *New electronic installations and devices*, 63-65.
- [18] Krasilenko, V. G, Kolesnitsky, O. K, & Dubchak, V. N. (1991). Creation principles and circuitry construction question of multichannel arrangements and systems for parallel image analysis and processing. *Proc. 1-st All-Union Meeting on Pattern recognition and image analysis*, Minsk , 3, 83-87.
- [19] Krasilenko, V. G, & Magas, A. T. (1999). Fundamentals of design of multi-functional devices of matrix multi-valued logic with fast programmed adjusting. *Measuring and computer technique in technological processes*, 4, 113-121.

- [20] Krasilenko, V. G, Dubchak, V. N, & Boyko, R. (1990). Development and application of optoelectronic 2D-array bi-stable structures. *Information Bulletin of Belarus Academy of Sciences*, 6, 69-72.
- [21] Krasilenko, V. G, Nikolsky, A. I, Yatskovsky, V. I, Ogorodnik, K. V, & Lischenko, S. (2002). The family of new operations "equivalency" of neuro-fuzzy logic, their optoe-lectronic realization and applications. *Proc. SPIE*, 4732, 106 -120.
- [22] Shimbirev, P. N. (1990). Hybrid continuous-logic arrangements. Moscow: Energoizdat., 176.
- [23] Levin, V. I. (1990). Continuous logic, its generalization and application. *Automatica and telemechanica*, *8*, 3-22.
- [24] Samofalov, K. G, Korneychuk, V. N, Romankevich, A. I, & Tarasenko, V. P. (1974). Digital multi-valued logic devices. Kiev: Higher school, 168.
- [25] Krasilenko, V. G, Nikolskyy, A. I, Lazarev, A. A, & Pavlov, S. N. (2005). Design and applications of a family of optoelectronic photocurrent logical elements on the basis of current mirror and comparators. *Proc. SPIE*, 5948, 426-435.
- [26] Krasilenko, V. G, Nikolskyy, A. I, & Lazarev, A. A. (2009). Perfection of circuits for realization of the generalized equivalence (nonequivalence) operations neurobiologic. *Announcer of the Khmelnytsk national university.*, 2, 174-178.
- [27] Krasilenko, V. G, Nikolskyy, A. I, Lazarev, A. A, & Lobodzinska, R. F. (2007). Multithreshold comparators with synhronous control of thresholds. *Proc. of «Dynamika naykowych badan- 2007"*, 8, Technical science: Przemysl. Nauka i studia:, 55-58.





IntechOpen