We are IntechOpen, the world's leading publisher of Open Access books Built by scientists, for scientists



122,000

135M



Our authors are among the

TOP 1%





WEB OF SCIENCE

Selection of our books indexed in the Book Citation Index in Web of Science™ Core Collection (BKCI)

Interested in publishing with us? Contact book.department@intechopen.com

Numbers displayed above are based on latest data collected. For more information visit www.intechopen.com



Contamination monitoring and analysis in semiconductor manufacturing

Baltzinger Jean-Luc and Delahaye Bruno Altis Semiconductor France

1. Introduction: Contamination on wafers

1.1 Definition of the different type of contamination

Contamination is defined as a foreign material at the surface of the silicon wafer or within the bulk of the silicon wafer. The contamination can be particles or ionic contamination, liquid droplets... The mechanism of contamination of silicon wafer is summarized on figure 1 (Leroy, 1999):

- The source of contamination
- The transportation of the contamination
- The location of the contamination: surface, bulk
- The evolution of the contamination: how to remove it? Does the cleaning remove the contamination? Does the cleaning bring the contamination?

The chemistries of the cleaning solutions which are described within the figure 1 are able to remove particles or metallic contamination. They can also bring both of these contaminants. In this discussion, we just want to underline the source of contamination, and the way to measure it. Another way to consider wafer contamination source is the environment of the wafer (Pic, 2006):

- Contact with the wafer: chemicals, Gases, Ultra pure Deionised Water, resist, ionic implantation, deposition layers, etching process
- Environment for the process: tool, network for gases and chemicals distribution,
- boxes for wafer handling and transportation.
- General environment: facilities, human, external pollution (traffic, industrial)

Semiconductor devices are sensitive to the contamination, due to different possible root causes: device size reduction, device sensitivities on some process steps, cross contamination induced by chemicals, ultra pure water and gases. The environment is also contributing to the contamination effect on the wafer as tools, transportation boxes, and clean-room. Contamination can be divided in three categories: ionic contamination, airborne molecular contamination (AMC) and particles (defect density).

In this chapter, after a short description of the different contamination impact on wafers, we focus on metallic and anions contamination measurements with some examples. Then the

second part of this chapter will consider the particle monitoring on bare wafers and patterned wafers.



Fig. 1. Contamination workflow: mechanism and questions.

1.2 Contamination impact on wafers

The contamination	impacts of	the three	different	contaminants are	e summarized	in table	1
The containination	mpacto or	the timee	amercient	containinanto are	Junining	in tubic	· •

Contamination Classification	Elements	Sources	Wafer effects
Ionic contaminant	Alkaline Na,K	Human pollution Works Chemical and gases	Electrical instability gate oxide leakage retention
Ionic contaminant	Transition Metals Ni,Co,Fe,	Human pollution Works Chemical and gases Networks- tools-process	Gate oxide integrity (GOI) degradation
Ionic contaminant	Dopants Al, P, In, Ga, As, B,	Process: wet processes, implantation / Works Material out gassing Chemicals and gases	Shift of voltage threshold of the transistor device.
Ionic contaminant & Air molecular contamination	Acids F-, Cl- ,CH3COO-,Br- , PO4,SO4	Process pollution: etch, wet process, Chemical Vapor Deposition (CVD) Works Material out-gassing Traffic pollution Industrial pollution	Pad corrosion Aluminum corrosion Defectivity on Deep UV (DUV) and Mid UV (MUV) resist Salt deposition on lens, masks, wafers
Ionic contaminant & Air molecular contamination	Bases NH3 Amines	Process pollution: etch, wet process, CVD deposition. Works Material out-gassing Traffic pollution Industrial pollution	Footing on DUV resist Salt deposition on lens, masks, wafers Photolithography activation especially with 193 nm process
Organics	Organics	Process pollution: Wet process and lithography process	Photolithography activation especially with 193 nm process. Eg: contamination with solvent on resist
Particles	Organics	Process Pollution: dry etch polymers, resist strip, wet process, Material out gassing Chemicals and gases	Gate oxide integrity High resistivity contact Deposition on surface, lens degradation Defectivity with opens or shorts on pattern wafers
Particles	inorganic	Process Pollution: dry etch polymers, resist strip, wet process, Material out gassing Chemicals and gases	Gate oxide integrity High resistivity contact Deposition on surface, lens degradation Defectivity with opens or shorts on pattern wafers

Table 1. Description of Contamination source and water effects
--

2. Contamination analysis and monitoring

2.1 Measurement techniques

The analytical techniques for measurements of the different contaminants defined in the table 1 are break down within four categories (Galvez 2006)

- metallic contamination analysis
- Anions impurities analysis with ion chromatography
- Chemical composition analysis as gas chromatography, (GC), Total Organic Compound (TOC) Analyser for Deionized water (DI water)...
- Liquid particle measurement with liquid particle counters for particle size above or equal 0.1 μm diameter for chemicals. Tools for the characterization of the particles size distribution are also interesting, but not in the scope of this presentation.

In this chapter, we focus on metallic contamination in silicon which represents one of the major causes for low yields and poor performance of semiconductor devices. Transition metals in silicon have deleterious effects on device characteristics. Airborne molecular contamination affects key process steps, as gate oxide quality.

Measurement techniques of metallic contamination are divided in two categories:

- Inline measurement technique: direct measurement on the wafer without any sample preparation
- Off line measurement technique: Either the technique, or the sample preparation pre-treatment before measurement, involves the analysis within a laboratory environment.

All these measurement technique have performance defined by parameters as :

- Detection Limit (DL) is the capability to distinguish a signal from the noise of the measurement system. Typically, Signal to Noise Ratio (SNR) is needed to be greater than 3.
- Quantification Limit (QL): It is defined as QL = A x DL, where A is integer number. Its value depends on analytical conditions.
- Surface analysis: the spot size of the analytical technique. Sample preparation as Vapor phase Decomposition (VPD) is able to increase the surface analysis, by etching the contaminants at the surface of the silicon wafer or within the bulk of the oxide film deposited at the surface of a wafer. Then the droplet is either used for analysis on ICP-MS measurement, either dried for TXRF measurement
- Probing depth of the analytical method: the volume of material probed during the analysis
- Time response: delay between the sampling and the analytical response. It depends on the sensitivity requested, as Quantification Limit can be improved by accumulation or concentration steps, the measurement time is increasing.
- Analytical coverage: metallic elements which are detected.

Sample Preparation as VPD is pushing detection limit by one to two order of magnitude according elements, but it has a clear impact on the time response. A compromise has to be found between the different parameters.

The in line measurement techniques are surface analysis as EDX or TXRF or SPV described in table 2. The off-line measurement techniques are installed within laboratory. Surface, film or bulk characterizations can be run on different surface analysis tool as Atomic absorption Spectroscopy (AAS), VPD-TXRF (a tool available for manufacturing environment is already available), VPD ICPMS, SIMS, Auger, XPS. It is described in table 3 and 4.

In Line Measurement	EDX	SPV	TRXF
technique			
Physical Principle	Energy Dispersive X- ray Spectroscopy: X Ray of elements contained within samples	Measurement of minority carrier diffusion length linked to lifetime	X-Ray fluorescence of elements at the surface of the sample after excitation with X ray at a grazing angle
Impact on sample of the measurement	None, not destructive	None, not destructive	None, not destructive
Surface analysis	Few nm	1 mm	1 cm2
Probing depth	10E2 to 10E4 nm	10 – 150 μm	1 nm
Analytical coverage	Elements after Na within periodic table	All metals electrically active in bulk All charge in the silicon oxide	Elements after Na within periodic table
Detection limit	Qualitative results as main compounds of particles until composition of one percent, are identified	5 E9 At/cm3	Fe : 5E9 At/cm2
Sample characteristics	Bare wafer/ patterned wafers Need localization of particles for composition characteristics	Bare wafer But need activation. Fe can be identified if measurement pre and post anneal is done	Bare wafer
Results	X ray spectrum of elements contains within the material	Diffusion length, not qualitative except on Fe with P substrate Points/Mapping	Surface concentration Points/ Mapping

Table 2. parameters description of metallic measurement with in line techniques

IC	: Ion Chromatography
TXRF	: Total X-ray Reflection Fluorescence
SPV	: Surface Photo Voltage analysis
AAS	: Atomic Absorption Spectroscopy
ICP MS	: Inductively Coupled Plasma Mass Spectroscopy
VPD TXRF	: Vapour Phase Decomposition TXRF
VPD ICP MS	: Vapour Phase Decomposition ICP MS
ppb	: part per billion typically ng/g for metallic impurities in chemicals
ppt	: part per billion typically pg/g for metallic impurities in chemicals

Off Line	IC	AAS	ICP MS	VPD TXRF	VPD-ICPMS
Measurement					
technique					
Physical	Variable	Wavelength	Mass	Same as TXRF	Same as
Principle	Retention	absorption	Spectrometer	with VPD	ICPMS with
	Time of anions	specific	coupled to an	preparation	VPD
	on column	according	Inductively	for integration	preparation
		elements	Coupled	of the surface	for integration
			Plasma source	of the wafer	of the surface
	$\neg \neg (\bigtriangleup)$	$(\square \square)$	$\left(\left(\begin{array}{c} \\ \end{array} \right) \right) \right)$	$(\bigcirc)(\bigcirc)$	of the wafer
Impact on	Destructive as	Destructive as	Destructive as	Destructive as	Destructive as
sample of the	the liquid	the liquid	the liquid	the liquid	the liquid
measurement	containing the	containing the	containing the	containing the	containing the
incubulentent	liquid is	metallic	metallic	metallic	metallic
	analyzed	elements is	elements is	elements is	elements is
	unuryzeu	analyzed	analyzed	analyzed	analyzed
Surface	sample	sample	sample	Bare wafer	Bare wafer
analysis	preparation	preparation	preparation	buie water	buie water
Probing	None	None	None	1 nm to 1 um	1 nm to 1 um
depth	ivone	ivoite	ivone	1 mil to 1 µm	1 mil to 1 µm
Analytical	Anions: F-,Cl-,	All elements,	All elements	Elements after	All elements
coverage	NO3-,PO4,	mainly	within	Na within	within
0	and acetate	Alkaline as	periodic	periodic table	periodic
		Na,K	elements	1	elements
Detection	Few ppt	Few ppt	Few ppt	Fe:	Fe:
limit	depending on	depending on	depending on	10E7 At/cm2	10E7 At/cm2
	sample	sample	sample	,	,
	preparation	preparation	preparation		
Sample	Chemicals.	Chemicals.	Chemicals.	Bare wafer	Bare wafer
characteristics	extraction from	sample	sample	with native	with native
enaracteristics	materials	preparation	preparation	ovide or	oxide or
	Air Molecular	needed with	needed with	thicker oxide	thicker oxide
	Contamination	matrix	matrix	with sample	with sample
	Contaniniation	romoual for	romoual for	propagation	propagation
		hottor	hottor	by UE Vapara	by UE yapara
		Detter	Detter	by HF vapors	by HF vapors
		sensitivity	sensitivity	dissolution of	dissolution of
			$\langle () \rangle$	Silicon	Silicon
				dioxide	dioxide
Kesults	Concentration	Concentration	Concentration	Average value	Average
	ot	ot	of	of metallic	value of
	contaminants	contaminants	contaminants	contamination	metallic
	within solution	within	within	on wafer	contamination
	in ppt or ppb	solution in	solution in		on wafer
		ppt or ppb	ppt or ppb		

Table 3. parameters description of metallic measurement with off line techniques part 1

Contamination monitoring and analysis in semiconductor manufacturing

Off Line Measurement technique	SIMS	XPS	Auger
Physical Principle	Ar Sputtering and Ionization of Species within Sample, Mass analyzer	X Ray photoelectron spectroscopy of chemical compounds, bounding of species impacts response	Auger electron emission characteristic of the species within the sample.
Impact on sample of the measurement	Destructive as sputtering of Sample	Not always destructive	Not always destructive
Surface analysis Probing depth	> 10 μm2 20 nm to 10 μm	15 μm 0.4 to 10 nm. Sputtering of the sample is also possible for profiling	8 nm spot size 0.4 to 10 nm. Sputtering of the sample is also possible for profiling
Analytical coverage	All	All	All
Detection limit	sensitivity changes according to elements : ppb range to ppm	>0.5 % atomic weight	>0.5 % atomic weight
Sample characteristics	Bare wafers with implants, films or patterned wafers if specific macros are forecast, Small samples	Bare/patterned wafers/small sample (KLA file recognition)	Bare/patterned wafers/small sample
Results	Elemental, quantification with standard.	Point or Surface or Elemental composition, chemical maps Chemical state for bounding	Point or Surface or Elemental composition, chemical maps,

Table 4. parameters description of metallic measurement with off line techniques part 2

- SIMS : Secondary Ion Mass Spectroscopy
- XPS : X-ray Photoelectron Spectroscopy
- ppm : part per million, typically $\mu g/g$

2.2 monitoring of Main topics: AMC, Chemicals

2.2.1 AMC

Air Molecular Contamination monitoring scheme is based on collection of contamination on beakers, bubblers or directly on wafers. The measurements are then done by IC, or TXRF for measurement on the wafer. The time of collection will be able to enhance the sensitivity. A deposition rate is then calculated.

ITEMS	AMC Monitoring (Molecular acids, bases)	Parameter value
AMC monitoring	Frequency	1/4 weeks
	Method	beakers
	Sampling time	22h
	Analytical Method	IC for beakers TXRF for wafers
	Method	beakers
		Impinger
		deposition rate on bare wafers
control limit unit - pptM (Part Per trillion molar)	F-	1200
	Cl-	400
	NO3-	1900
	NO4-	1400
	PO4(3-)	900
	SO4 (2-)	900
	NH4+ (ppbM)	0.16

Table 5. Description of AMC monitoring

NH4+ has a specific monitoring for litho tools. For example in table 6, results for different location and Litho Tool set show that the value is greater than the action limit. Then the tool is stopped and root cause analyses are done. The measurements have been done with an Ion Chromatography (IC) by Balazs laboratory from Air Liquide Electronics Europe.

Location	[NH4+] in ppbM measured by IC
MUV Tool A	12,80
DUV Tool A	0,55
DUV Tool B	0,85
DUV Tool C	1,60
Clean Room 1	3,05
DUV Tool D	0,28
MUV	< QL
QL in ppb M	0.16

Table 6. Measurement of [NH4+] in different locations

2.2.2 Chemicals

Quality of chemicals and Ultra pure water monitoring depends on the flow of the chemicals through the chemical supply, from the tank to the wafer. For Chemicals, the sampling can be done at the delivery of the products before the central chemical supply (in incoming inspection): the Point of Entry (POE). It can also be done on the process tool, at the point of Use (POU). Chemicals at the POE can be measured by ICPMS. At POU, bare wafers which are processed with a complete recipeare then measured by TXRF. At POU another approach is the sampling of chemicals at POU ICPMS analysis. Results at POE and POU measured by ICPMS are presented in Table 7.

Elements	Element	QL in	Ammonia	Ammonia	H2O2	POU	Spécificati
		ppt	POE A	POE A	POE B	SC1 in	on
			Tank 1	Tank 1		tool	POE and
						bath	POU
Sodium	Na	5	17	40	121	63	1000 ppt
Magnesiu	Mg	5	12	6	24	NA	1000 ppt
m							
Aluminiu	Al	5	62	7	35	66	1000 ppt
m							
Potassium	K	5	12	47	16	NA	1000 ppt
Calcium	Ca	5	41	56	113	93	1000 ppt
Chrome	Cr	5	< QL	< QL	6	< QL	1000 ppt
Manganése	Mn	5	< QL	< QL	< QL	NA	1000 ppt
Fer	Fe	5	7	9	59	53	1000 ppt
Nickel	Ni	5	13	10	< QL	< QL	1000 ppt
Cobalt	Со	5	< QL	< QL	< QL	NA	1000 ppt
Copper	Cu	5	< QL	8	< QL	< QL	1000 ppt
Zinc	Zn	5	< QL	16	17	< QL	1000 ppt
Argent	Ag	5	< QL	< QL	< QL	NA	1000 ppt
Plomb	Pb	5	< QL	< QL	8	NA	1000 ppt

NA: Not analysed / **ppt** : part per trillion, typically pg/g for metallic contamination. Table 7. Metallic measurements on chemicals at POE and POU

The measurements have been done with an ICPMS by Balazs laboratory from Air Liquide Electronics Europe.

2.3 Sampling and confidence level on monitoring scheme

Monitoring of the semiconductor manufacturing line is done on the product wafers, or on the facilities as ultra pure water, chemicals or gases. Measurements on a product wafer can address impact of metallic contamination on gate oxide from hot, implant processes.

The question related to sampling is "why do we need to monitor defect?" In the case of metallic contamination, it is not such easy. Metallic effects are known, but the analytical tools have time response much slower than for the defect density tools. Then, the monitoring scheme of metallic contamination needs to be think according pragmatic approach. First the line is divided in two parts:

- Front End Of Line : Device construction
- Back End Of Line : Connection with metal line

TXRF, VPD TXRF and SPV measurement technique are used for standard monitoring, but also after maintenance procedure, or any troubleshooting. Decision tree and clear instruction are also needed in order to help manufacturing running the tool properly. In addition the monitoring of the chemicals, Gas and DI Water before the POU is indicating the quality level of the facilities. This monitoring scheme is summarized in table 8.

Items	Monitoring	Analytical Tool	Frequency	Process Tool Facilities
FEOL	Standard	SPV TXRF VPD TXRF	Periodic according risk	All, Wet tool, Hot process
BEOL	Troubleshooting	SPV TXRF VPD TXRF VPD ICP MS	Define within action plan	All, Wet tool, Hot process, Etch
BEOL	Standard	SPV TXRF VPD TXRF	Periodic according risk	Wet process Cleaning tool
BEOL	Troubleshooting	SPV TXRF VPD TXRF VPD ICP MS	Define within action plan	Wet process Cleaning tool
Chemicals	Standard	ICP MS TXRF	Audit mode	Chemical supply
Chemicals	Troubleshooting	ICP MS VPD ICPMS TXRF VPD TXRF	Define within action plan	Chemical supply
AMC	Standard	-IC	Periodic according risk	Clean Room
AMC	Troubleshooting		Define within action plan	Clean Room

Table 8. Monitoring scheme of metallic contamination

3. Impact of metallic contamination through examples

3.1 Metallic in wet chemistry

On a cleaning tool working with continuous flow chemistry process (Sanogo 2008), vibrations have loosened a screw which was maintaining the Vessel as shown in Fig 2. This has been dissolved by the different chemistry of the cleaning process SC1, SC2, HF, before Gate oxide growth. Monitoring measurement with dark field inspection tool on product wafers has identified particles. EDX analysis on these particles has identified Fe and Ni compounds



Particles localized with Dark Field inspection tool and EDX spectrum : Fe, Ni elements identified



Particles Map measured with dark field inspection tool



Fig. 2. Metallic contamination on Wet process tool, EDX identification

3.2 Metallic in Implant Process

For an Ionic Implant Tool, the plasma is generated within an Arc chamber in order to do the ionisation of the different species before going trough the mass spectrometer filter for implantation on the wafer. The wall of this Arc chamber can be made within two metals, either Molybdenum, either Tungsten. During the implantation of the BF2 species for the device channel implant, Mo++ has been implanted with BF2 implant (Demarest 2009). For information, AMU of BF2 is 49, and the isotopic value of Mo ++ around AMU 49 is $AMU = 48,5 ==> 97Mo^{++} = 9,5\%$ and $AMU = 49 ==>98 Mo^{++} = 24,4\%$.

W wall material is double cost compared to Mo. The concentration of molybdenum within the bulk has been measured with SIMS technique. The quantity of molybdenum is increasing with higher current as it is needed for increasing implantation doses.



Fig. 3. Mo Contamination Within Wafer during BF2 implant

3.3 Furnace Contamination

The monitoring of Furnace oxidation process with SPV has been evaluated to catch Na contamination in case the handling procedure would not be followed. In Fig 4, the trace of the finger touching the wafer through gloves is detected (Garroux 2005)



Fig. 4. SPV measurement on bare wafer post oxidation.

4. Defect density on product wafers

Defect density is one of the main detractors of the final test yield in semi-conductor manufacturing, and the impact of the particles on the device functionality is even more critical for sub-micron designs. It is the reason why the investment for defect density measurement increased for the last years: yield prediction through in-line defect inspection is requested to improve yield learning on new product and each node generation.

In this chapter, we will describe the latest tool set available in the manufacturing lines and the detection capabilities of the bright field, dark field and SEM (Scanning Electron Microscope) inspection tools and optical / SEM review tools. The sampling strategy for the defect review and the automatic defect binning are optimised to improve the classification of the defects of interest.

Defect classification accuracy and the defect size influence on chip functionality will be presented through the critical area definition and die to die yield calculation. The methodology for yield prediction through defect density inspection and classification will be described. The confidence level of yield prediction depends on the inspection tool capabilities and sampling strategy, the defect size and killer ratio calculation for each defect type.

4.1 Defect inspection

3 types of inspection tools on product wafers are proposed for defect density analysis:

- Bright field inspection tools: using standard light or UV light for sub micron design inspection. Sensitive to image differences, detect deformed designs as micro masking, embedded or surface foreign materials, scratches, mainly defects providing a good image contrast.

- Dark field inspection tool: using a laser, will detect easily surface defects. Tools covering both dark and bright field inspections mode are now available.

- Scanning Electron Microscope (SEM) inspection tool. This tool compares SEM images to detect small defects (0.1 μ m), charge contrast defects (as contact open, line shorts, device leakages), or defects in high aspect ratio structures (Baltzinger et al., 2004; Hong Xiao et al, 2009).

These tools will compare images from one die to an adjacent one. If any difference is detected, the tool will check the image with another die. The die different compared to the other will be considered as defective. For memory products, the sensitivity and throughput of the tool can be improved by comparison of memory blocks inside of the dies. The inspection tools provide defect coordinates on a wafer map. Some tools are able to classify the defects to facilitate the defect density analysis. The sampling for defect analysis review can be more efficient by removing non killer defects, nuisances, detected and classified by the inspection tool.

The choice of one of these tools is driven by the in-line inspection strategy. This strategy is built with the following information:

- Pareto of the defects to be detected
 - Information of the final test analysis and failure analysis.
 - Manufacturability of the in-line controls (scan time, resources for classification)

Today's recipes are generally 100 % surface scan of the chip to inspect exhaustively all of the active structures of the product. It allows the detection of all type of defects on the different

_

structures of the chip, but sensitivity of the inspection tools in the array is reduced with random mode inspection. Defect size distribution depends on image filtering, detection threshold, pixel (smallest image size for die comparison) chosen in the recipe. These parameters are adjusted to keep a count of defects affordable for manufacturing inspection. So, the recipe will be built to avoid encroaching and saturation concerns. Focus parameter will be adjusted to catch surface or embedded defects. An example of a defect size distribution is given in the Fig. 5.

General law for the defect distribution is: $D=A/X^n$ (1)

With:

- X is the defect size
- D is the particle count
- A and n are constants (n used to be closed to the value of 3)

A log/log graph will give a straight line where the slope is n.

After wafer inspection, defect map and chip yield is provided. The chip yield or defect count depends on the sensitivity of the recipe. In the case of the previous graph most of defects under 0.3 μ m are not detected by the KLA 2135 using the pixel 0.39 μ m (random mode). Using the pixel of 0.25 μ m allows the detection of defect size of 0.18 μ m, but will increase the total of the detected defects on the wafer.



Fig. 5. defect size distribution on 0.18 μm technology



Fig. 6. Ratio of classified defects, comparison with 2 inspection recipes: the killer defects (MM, micro masking and CP, silicon pitting) are under sampled using 0.25 μ m inspection recipe (red bars), which detect small defects (under 0.04 μ m²), compared to the 0.39 μ m recipe (green bars).

The aim of the defect inspection is to detect most of the killer defects. The recipes using smaller pixel size will grow the total defect count mainly with small defects (Fig. 6), which are not the main detractors at final test yield. This will enlarge the width of the defect size distribution and could cause the lost of the defects of interest review. It is the reason why inspection tools are providing today a previous rough binning to improve the efficiency of the defect classification sampling and the review.

4.2 Defect review

Defect review is required to identify defects of interest and to address the root cause of each defect type. The defect review is processed using 2 types of tools:

- Optical review allows the classification of large defects (more than 1 μ m). The benefit of optical review is to get pictures of embedded defects. Confocal microscopes provide topological information.

- SEM review allows the classification of smaller defects, but embedded defects will not be systematically redetected, because SEM is sensitive to the surface only. Last generation of review SEM is able to redetect, focus and take automatically a picture of the defects, to improve the throughput of the review. EDS (Energy Dispersive Spectroscopy) can be added to have elemental analysis of particles.

4.3 Defect sampling strategy for defect classification

All the detected defects are not reviewed on optical or SEM tools because the amount of the defect is generally too high for the review tool capacity. So a sampling is applied on the total inspected defects, with the following possible methodologies:

- remove previous inspected layers defects to classify only current level defects
- take only 2 or 3 images of large defects (clusters)
- classify randomly failing dies
- classify largest defects to improve sampling of killer defects
- classify a sampling of proposed the defects binned by the inspection tool

Sampled defects will be automatically classified (ADC: Automatic Defect Classification proposed for SEM or Optical review tools) or manually classified with an operator. The SEM review is more accurate due to its better resolution, but is not able to detect some embedded defects. The measurement of the efficiency of the defect classification (ADC for this example) is given by the following 2 parameters (Chen-Ting Lin et al., 2001):

Accuracy = Total correctly classified by ADC/ Total classified by the expert (2)

Purity = Total correctly classified by ADC / Total classified by ADC (3)

Accuracy gives the capability of the classifier to detect a given defect type. Purity gives a measurement of the "noise" of the classification. ADC classification goal is to obtain in general more than 80 % for accuracy and purity. A trained operator achieves more than 90 %. Defined defects classes provided to ADC or an operator has to be consistent with:

- Process root causes of the defect

- Size and possible impact of the defect at final test

- Defect should be easily recognizable by ADC or an operator to get good level of accuracy and purity

4.4 Final test yield prediction from in-line defect inspection data

PLY (Photo Limited Yield) calculation from in-line wafer inspection and defect classification will provide an estimated final test yield of a wafer. The PLY calculation for the defect j for one inspected level is the following (semi-deterministic model):

$$PLY_{j} = 100^{*}(1 - P_{j} * C_{j} * DC / NTC)$$
(4)
Where :
$$P_{j}: \text{ probability of fail of the defect } j$$

$$C_{j}: \text{ chips classified with the defect } j$$

$$DC: \text{ total defective dies}$$

$$NTC: \text{ total dies on the wafer}$$

PLY of one inspection level is the product of PLY $_{j}$ of the j defects classified on the wafer. The overall estimated yield is the product of PLY of the inspected levels. The aim of the following part is to discuss about the reliability, the accuracy and the precision of the PLY data. When PLY trend degradation is observed, we need to know the accuracy of the measure and the assumptions taking in account in the calculation to be sure that what is measured is a real process concern.

Probability of fail calculation

When a defect is classified, a probability of fail is associated, depending on the impact of this defect on the chip functionality. Different methods are used for the calculation of this killer ratio. The most frequently used is STPLY (Statistical Test PLY). It is a chip to chip correlation, between failing chips seen with the in line inspection tools and the final test yield (Grolier, 2000). For a given defect type i, the calculated killer factor is:

Killer factor = final test failing chip with the defect i / total defect i found (5)

Some error on the calculation can be done, because some killer defects not detected with in line inspection tools can match with detected defects without any electrical impact. Some "noise" subtraction is proposed. STPLY allows the probability of fail calculation of all types of semiconductors, memories and logics.

Another method called ETPLY (Electronic Test PLY) is to overlay the PLY defects map and the bit fail map given by the final test of the memory products. This method of killer factor calculation allows a better accuracy than the previous method because there is very few of "random hits", even with an overlay specification of 100 μ m. Nevertheless, this method is only applicable for memories (Fig. 7).

The manual classification does not report accurately the size and the impact of the defect on the design. Some classification like small embedded, embedded and large embedded are dependant on the operator; large embedded with a killer factor of 1 is a given size defect or a defect connecting 2 structures. Some defect codes have a killer factor of 0, as Nuisance, Non visible, Discoloration, Fill Shape (Defect in non electrically active area). to give the most accurate predicted yield. The inspection recipes have to be optimised to reduce the amount of such defects. Nevertheless, the size of the defect has a strong impact on the killer ratio (Fig. 8), and the interaction between defect size and product design has been studied to estimate the impact of the defect density on final test yield.



Fig. 7. Bit fail map correlation (electrical fails are green rectangles) with physical defect detected on KLA 2135 post copper CMP Metal 2 and Metal 3



Fig. 8. killer ratio calculation by size (normsize , in μ m²) given by STPLY method.

Defect impact on the product: critical area definition

For a given defect density yield models are able to propose a corresponding yield calculation as binomial, Poisson laws (Fig. 9). Nevertheless, these laws are not taking in account the product complexity and device redundancies (Donovan, R. P., 1988). Some corrective factor can be added to improve the predicted yield, but the more precise estimation can be given by software including the design descriptions for all the layers of the product and the modelization of the defect density.



Fig. 9. Yield calculation from different models



Fig. 10. Blue bars are metal lines. Critical area is the yellow surface. If the centre of a circle particle is inside the yellow surface, the particle will cause a fail (metal short).

This final test yield estimation is based on the critical area calculation (Fig.10). The critical area is the surface where the centre of a particle will cause a failure (Barberan & Duvivier, 1996). The critical area depends on the particle size, the product design and the impact of the particle on the design. As all these information are available, yield estimation can be calculated (Allan & Walton, 1996) with the following law (Fig. 11):





Fig. 11. Defect density $DSD_i(x)$ and Critical area $CA_{event,i}(x)$ of a given size x defect will provide a yield loss $Y_{event,i}$ corresponding to the surface under the fault probability curve. Most critical part of the product design or layers can be highlighted and corrected to improve final test yield (Fig. 12). Redundancies as contacts can also be added.





Fig. 12. Critical area reduction with design optimisation

Wafer / lot / defect sampling

The PLY result depends on the sampling strategy. The more defects are classified; the better will be the confidence level on PLY data. This can be modelized with a binomial law (see Fig. 13) as far as we suppose that a defect frequency follows a Gaussian distribution (6):



In this case, the cumulated wafers data are supposed to have the same defect distribution. This is consistent with the simulation of different defect sampling proposed in 1997 by J-L. Grolier and J. Combronde.

Actual sampling is 25 % of the production lot, 2 wafers per lot, and 50 classified defects maximum per wafers, according to the previous study. At this time, some tool are proposed to define the best sampling depending on amount of defect type, the stability of the process and the required confidence level.

To improve the sampling efficiency and PLY results accuracy, the recipes have to be optimised to reduce the amount of prior level defects, nuisances and non visible defects (false defects ...). Inspection level detection is chosen to detect killer defects. Generally post

STI (silicon trench Isolation) module, PC (poly gate etch), Contact, metal layers are the most common level used for inspection.

Predicted Final Test Yield

At the end, overall PLY calculated with the final test date for each lot will give a prediction of the final test yield induced by the defect density (PLY = multiplication of all the defects yields for all the levels of inspection). The following graph shows the overall PLY calculated at final test and the final test results week by week (Fig. 10). Some errors induced by the overall PLY calculation can occur when lots are not crossing the process flow at the same time. Process issues (CD variations, resistive vias ...) will be estimated with another calculation to give a better final test yield prediction.



Fig. 14. PLY to Final test yield correlation week by week. PLY was able to detect the down trend weeks 3 and 7, and the yield improvement starting week 10.

Conclusion: Overall PLY accuracy

To get an overall PLY accuracy estimation, killer factors calculated each month with SPLY method can be reported on a graph. A sigma can be estimated for each defect type, as a critical process parameter of the line. In general, the higher killer factors have a lower standard deviation for a given probability of fail calculation (Baltzinger, 2009). For the low killer factor defects, the "noise" impact on the calculation is higher. In this case, the defect density engineer has to understand the root cause of this high variability to improve the level of confidence:

- Inspection recipes
- Sampling and classification accuracy
- Process changes

5. References

_

_

Leroy B., Contamination, Internal communication, 1999

Pic N. and Martin C, Review of in-line and off-line analytical techniques used to monitor airborne and wafer surface contamination, ARCSIS Conference, Nov 2006

C Galvez, MV Deydier, Contaminants analyses in semiconductor: the expertise of a chemist, ARCSIS Conference, Nov 2006

Sanogo M., Metallic Contamination on continous flow chemistry process, Internal communication, Altissemiconductor, 2008

- Demarest P., Molybdenum contamination during BF2 implantation process, Internal communication, Altissemiconductor, 2009
- Garroux D., Monitoring of Alkaline contamination on furnace oxidation process, Internal communication, Altissemiconductor, 2005
- Allan G.A. and Walton A.J., Yield prediction by sampling with the EYES tool, *IEEE International Symposium on defect and fault tolerance in VLSI systems*, Boston, 1996
- Allan G.A. and Walton A.J., Yield prediction for ULSI, VLSI multilevel metal interconnection conference, pages 207-212, Santa Clara, California, June 1996
- A Normograph of the cumulative binomial distribution. *Industrial, Quality Control* 23 (1966/67), p. 270
- Baltzinger J-L., Desmercière S., Lasserre S, Champonnois P., Mercier M., E-beam inspection of dislocations: product monitoring and process change validation, *Proceedings of IEEE/SEMI advanced semiconductor manufacturing conference*, page 361, Boston, may 2004.
- Barberan S. And Duvivier F., Management of critical area and defective data for yield trend modeling. *IEEE International Symposium on defect and fault tolerance in VLSI systems*, pages 17-25, Austin, Texas, (November 1998).
- Chen-Ting Lin and al. Defect reduction in a high-volume fab. *Semiconductor International* (July 2001)
- Donovan R. P., Particle control for semiconductor manufacturing, *The Semiconductor Research Corporation*, SCR technical report T88105, November 1988.
- Ferris-Prabhu A.V., Modeling the critical area in yield forecasts, *IEEE journal of solid-state circuits*, vol. SC-20, #4, August 1985.
- Grolier JL, Combronde J. Sampling strategy / cost of manual classification. *Internal publication* (1997).
- Grolier JL. SPLY and probability of fail calculation *Altis Technology day* (June 2000).
- Michel Tenenhaus. La régression PLS. Edition Technip, Paris 1998
- Simca-P for windows graphical soft of multivariate process modelling. *Umetri AB* 1996, Box 7960, S90719 Umea, Sweden.
- Xiao, H; Ma L; Wang F, Zhao Y, Jau J. (2009) Study of devices leakage of 45 nm node with different SRAM layout using an advanced e-beam inspection systems, *Proceedings of SPIE*, San José, February 2009, 7272-55.
- J.-L. Baltzinger, F. Rodier, J-L. Grolier, J. Lafarge, F. Poli "Final test yield estimation from critical area calculation", 12th Technical and Scientific Meeting of ARCSIS, September 2009, ST university Fuveau, France.



Semiconductor Technologies Edited by Jan Grym

ISBN 978-953-307-080-3 Hard cover, 462 pages Publisher InTech Published online 01, April, 2010 Published in print edition April, 2010

Semiconductor technologies continue to evolve and amaze us. New materials, new structures, new manufacturing tools, and new advancements in modelling and simulation form a breeding ground for novel high performance electronic and photonic devices. This book covers all aspects of semiconductor technology concerning materials, technological processes, and devices, including their modelling, design, integration, and manufacturing.

How to reference

In order to correctly reference this scholarly work, feel free to copy and paste the following:

Baltzinger Jean-Luc and Delahaye Bruno (2010). Contamination Monitoring and Analysis in Semiconductor Manufacturing, Semiconductor Technologies, Jan Grym (Ed.), ISBN: 978-953-307-080-3, InTech, Available from: http://www.intechopen.com/books/semiconductor-technologies/contamination-monitoring-and-analysis-in-semiconductor-manufacturing

Open science | open minds

InTech Europe

University Campus STeP Ri Slavka Krautzeka 83/A 51000 Rijeka, Croatia Phone: +385 (51) 770 447 Fax: +385 (51) 686 166 www.intechopen.com

InTech China

Unit 405, Office Block, Hotel Equatorial Shanghai No.65, Yan An Road (West), Shanghai, 200040, China 中国上海市延安西路65号上海国际贵都大饭店办公楼405单元 Phone: +86-21-62489820 Fax: +86-21-62489821 © 2010 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the <u>Creative Commons Attribution-NonCommercial-ShareAlike-3.0 License</u>, which permits use, distribution and reproduction for non-commercial purposes, provided the original is properly cited and derivative works building on this content are distributed under the same license.



IntechOpen