


Verification of automotive networks what to expect (and not expect) from each technique

Nicolas NAVET – <u>nicolas.navet@uni.lu</u> "Automotive Bus systems + Ethernet" Stuttgart, Germany, December 9-11, 2013.



 Early-stage timing verification of wired automotive buses – illustration on CAN





Automotive Bus systems + Ethernet

Verification techniques and their use along the development cycle

If the workload submitted is bounded and the resources are deterministic, then it is always possible to provide timing guarantees



Schedulability analysis "mathematic model of the worst-case possible situation"

VS "program that reproduces the behavior of a system"

$$K_i^k(t) \stackrel{\text{def}}{=}$$

$$\underbrace{\left[\begin{array}{c} \varphi_i^k(\phi^i) \\ \varphi_i^k \end{array}\right]}_{i} + \underbrace{\left[\begin{array}{c} t - \varphi_i^k \\ \varphi_i^k \end{array}\right]}_{i}$$

max number of instances that can accumulate at critical instants

max number of instances arriving after critical instants


[☉] Upper bounds on the perf. metrics \rightarrow Safe (really?! – TBD)

Safe (really?! – TBD)

 \otimes Pessimistic \rightarrow over-dimensioning

B Gap between models and real systems!

8 Do not provide much information since a single trajectory is studied



Models close to real systems


Fine grained information

⊗ Upper bounds are out of reach!
 → Unsafe (really?! – TBD)

Model correctness is unsure



Historical development of verification techniques – personal perspective



Sets of messages and verification techniques along the development cycle							
""""""""""""""""""""""""""""""""""""""	"Project"	"Real"					
✓ "Virtual" set of messages derived from	 ✓ Set of messages as specified by the designer 	✓ Set of messages as seen in the car					
existing ones ✓ Architecture design & technological choices	 ✓ Configuration: offsets, priorities, frame packing, round, routing, etc 	 ✓ errors, aperiodic, ECU clock drifts, ✓ Specifications are 					
 ✓ Coarse-grained verification 	✓ Fine-grained verification but model-based	✓ Opcontrol are met ?✓ Impact of non-					
✓ System will be able to grow? Add frames, ECU, clusters ?	· · · · · · · · · · · · · · · · · · ·	conformance ?!✓ Monitoring tools					
 Workload generator Simulation & analysis techniques 	 ✓ Configuration optimization ✓ Simulation & analysis 	 ✓ Trace analysis ✓ Simulation & analysis with real traffic monitored 					
[Netcarbench & RTaW-Sim]	[RTaW-Sim / RTaW-Pegase]	[RTaW-TraceInspector]					
	Automotive Bus systems + Ethe	ernet 12/11/2013 - 7					

UNIVERSITÉ DU LUXEMBOURG Automotive Bus systems + Ethernet

Analyzing communication traces : are there departures from the specifications ?



Check comm. stack implementation, periods, offsets, jitters, model for aperiodic traffic and transmission errors, clock drifts, etc .. [*RTaW-Trace Inspector* screenshot]




2

Early-stage verification techniques : schedulability analysis versus simulation




Main performance metric: frame response time ≈ communication latency *"Time from transmission request until frame received by consuming nodes"*





Automotive Bus systems + Ethernet

End-to-end response time verification has to handle for heterogeneous networks, task scheduling, gateways, etc






Automotive Bus systems + Ethernet

Frame response time distribution

Upper-bound with schedulability analysis



Q1: pessimism of schedulability analysis ?!


Q2: distance between simulation max. and WCRT ?!



Automotive Bus systems + Ethernet

Q1 : Pessimism of CAN schedulability analysis ? Q2: distance with simulation ?


Case 1: ideal communication stacks + no gateway \rightarrow the computed upper-bound can occur (and be re-simulated)



UNIVERSITÉ DU LUXEMBOURG Automotive Bus systems + Ethernet

Q1 : Pessimism of CAN schedulability analysis ? Q2: distance with simulation ?

Case 2: perfect communication stacks + **gateway** -> the computed upper-bounds do not occur for forwarded frames in the general case



UNIVERSITÉ DU LUXEMBOURG

Automotive Bus systems + Ethernet

Beware of verification models !

"Schedulability analysis ensures safety!" Our view: it might not be so...

Analytic models are pessimistic (except in the "ideal" case)
 Analytic models are unrealistic (except in the "ideal" case)
 Analytical models and their implementation can be flawed

"Simulation cannot provide firm guarantees" Our view: it might not be so...

It is possible to verify correctness of simulation models
 User- chosen guarantees can be enforced with proper methodology, e.g. with quantiles




Assumptions made by analytical models may not always be realistic



Possible departures from assumptions made : communication stack – illustration on CAN

- Non-prioritized waiting queues [5,6]
- 2 Frame queuing not done in priority order by communication task
- 3 Non abortable transmission requests [9]
- **4** Not enough transmission buffers [8,10]
- **5** Delays in refilling the buffers [11]
- 5 Delay data production / transmission request








Possible departures from assumptions made: frame transmission patterns

7 code upload or segmented messages

Autosar-like mixed transmission models


9 Diagnostics requests



Transmission errors (probabilistic model ?! [1])


Aperiodic traffic (probabilistic model ?! [2])

2 Gatewayed traffic





If the analytical model does not capture accurately all the characteristics of the system, then the results will be wrong ... in an unpredictable manner



UNIVERSITÉ DU


Good news: many works try to bridge the gap between analytic models and real systems [Ref.1 to 12]

- However not everything is covered, no integrated framework (first step in [6])
- And many existing analyses are conservative (= inaccurate), thus hardly usable for highly-loaded systems.
- Alas comprehensive and exact analysis would be overly complex (e.g. as in [9]) and intractable!

Personal view : both accurate and comprehensive analyses are out of reach ... if you need analysis, you have to conceive the systems accordingly



Why should we trust verification models ?





Models and software can be flawed ...

- ✓ Schedulability analyses are complex and error prone.
 remember "CAN analysis refuted, revisited, etc" [14] ?! →
 peer-review of the WCRT analyses and no black-box software
- Schedulability analysis implementations are error prone: analyses complexity, floating-point arithmetic!, how to check correctness?, not many end-users, cost-pressure, etc ...
- ✓ Easier to validate a simulator ? Yes ...

• Cross-validation by re-simulating worst-case situation from schedulability analysis (when possible)

Cross-validation by comparison with real communication traces:
 e.g., comparing inter-arrival times distribution


• Checking a set of correctness properties on simulation traces



Simulation can provide guarantees with proper methodology



Using quantiles means accepting a controlled risk



✓ No extrapolation here, won't help to say anything about what is too rare to be in simulation traces



Automotive Bus systems + Ethernet

1) How often performance objectives can be violated regarding frame criticality ?

Quantile	One frame every	Mean time to failure Frame period = 10ms	Mean time to failure Frame period = 500ms	
Q3	1000	10 s	8mn 20s	
Q4	10 000	1mn 40s	≈ 1h 23mn	
Q5	100 000	≈ 17mn	≈ 13h 53mn	
Q6	1000 000	≈ 2h 46mn	≈ 5d 19h	>

Warning : successive failures in some cases might be temporally correlated, this must be ruled out ...



2) Determine the minimum simulation length

✓ time needed for quantile convergence ✓ reasonable # of values: a few tens

	Min	Average	Q2	Q3	Q4	Q5	Q6	Max	Bound
	0,236 ms	0,272 ms	0,466 ms	0,474 ms	0,477 ms	0,477 ms	0,477 ms	0,477 ms	0,550 ms
					ns	0,719 ms	0,719 ms	0 719 ms	0,830 ms
	Tool supp	ort ca	an he	In he		0,925 ms	0,925 ms	0,925 ms	1,074 ms
					ms ns	1, 167 ms	1,167 ms	1, 67 ms	1,354 ms
		umba	ro in	arov	ns	0,943 m	0,943 ms	0,943 ms	1,092 ms
	e.g. n	JIIIDE	IS IN	gray	ns	1, 185 m s	1,185 ms	1,135 ms	1,372 ms
ins ins						1,414 n s	1,427 ms	1,4.7 ms	1,652 ms
should not be trusted						1,669 n s	1,669 ms	1,609 ms	1,932 ms
	Should			olou	ns	1,328 r s	1,339 ms	1,339 ms	1,564 ms
L	0/110103	07212113	0,272.003	1,002.003	1,0 10 ms	1,791 r s	1,811 ms	1,822 ms	2,124 ms
	0,218 ms	0,313 ms	1,061 ms	1,481 ms	1,750 ms	1,875 ns	2,009 ms	2,035 ms	2,386 ms
	0,522 ms	0,686 ms	1,490 ms	1,897 ms	2,116 ms	2,267 ns	2,388 ms	2,509 ms	4,890 ms
	0,450 ms	0,615 ms	1,398 ms	1,811 ms	2,104 ms	2,293 r s	2,402 ms	2,672 ms	4,818 ms
	0,720 ms	0,929 ms	1,832 ms	2,128 ms	2,280 ms	2,374 n s	2,486 ms	2,5:5 ms	2,946 ms
						2,573 n s	2,710 ms	2,7:6 ms	3,470 ms
						2,618 ms	2,710 ms	2,8 3 ms	3,750 ms
Reasonable v	aluac fa	$r \cap 5$	and	$\neg \bigcirc$	۷	2,989 m	3,166 ms	3,254 ms	4,030 ms
)	2,773 ms	2,854 ms	2,9 41 ms	3,750 ms
	• • •					2,854 ms	2,989 ms	3, 103 ms	4,186 ms 3,276 ms
(with periods <5	00mcl a	ran	htai	nac	lin	2,092 ms	2,153 ms	2 238 ms 1,060 ms	3,276 ms
	oonisj u					2,854 ms 3,277 ms	2,971 ms	3,460 ms	4,396 ms 4,640 ms
			• • •			3,076 ms	3,373 ms	3,239 ms	
a few hours of si	mulatio	$n \ln $	vith a	n hic	nh_	3,698 ms	206 mb	3,871 ms	4,640 ms 8,946 ms
		1 I (V V			<u> </u>	3,412 ms		3,483 ms	0,5101113
	•	1. The second				3,491 ms	3,864 ms	3,864 ms	· · · · · · ·
speed simulation) Anaine	<u>א – (</u>	2 0	7 hc	NI Irc	3,129 ms	3,181 ms	3,181 ms	4,920 ms 4,744 ms
spece sintenanor	i Chgine		y.			3,451 ms	3,548 ms	3,548 ms	4,920 ms
		· • •				3,392 ms	3,532 ms	8,532 ms	5,182 ms
for a typical	autom		<u>scot</u>	IIIn_		3,315 ms	3,336 ms	8,336 ms	5,094 ms
				∇P_{-}		3,431 ms	3,817 ms	3,817 ms	
						3,511 ms	3,733 ms	3,733 ms	6,718 ms 6,772 ms
						3,471 ms	3,587 ms	3,587 ms	6,754 ms
	0,182 ms	0,391 ms	2,068 ms	2,726 ms	3,148 ms	3,412 ms		3,578 ms	6,718 ms

0,182 ms	0,391 ms	2,068 ms	2,726 ms	3,148 ms	3,412 ms
0,166 ms	0,383 ms	2,080 ms	2,805 ms	3,184 ms	3,416 ms



6,982 ms

3,416 ms



Concluding remarks



Simulation vs analysis

There might be a gap between assumptions made for analytic models and the real system

✓ pessimistic at best, can be unsafe
 ✓ no dramatic improvements in sight
 ✓ "analyzability" should be a design constraint if needed

2 Simulation is a practical alternative even for critical systems .. with the proper methodology

 \checkmark Determine quantile wrt criticality, and simulation length wrt to quantile

- Simulator and models validation
- ✓ High-performance simulation engine needed for higher quantiles



Increasingly complexity & higher load level calls for

- **1.** More constraining specifications, or conservative assumptions \rightarrow a single node can jeopardize the system
- **2.** Combined use of verification techniques:
 - Refinement of traffic knowledge over time
 - Simulation and/or analysis, and trace inspection
 - none of them alone is sufficient

✓No verification model & tool can be trusted blindly – always question assumptions

✓ If schedulability analysis is required, the (sub-)system should be conceived accordingly, otherwise simulation is - in our view - a better option



Interested in this talk and simulation methodology?

Please consult our appear at ERTSS'2014: "Timing verification of automotive communication architectures using quantile estimation" co-authored with Shehnaz LOUVART (Renault), Jose VILLANUEVA (Renault) and Jörn MIGGE (RealTime-at-Work).





[1] N. Navet, Y-Q. Song, F. Simonot, "Worst-Case Deadline Failure Probability in Real-Time Applications Distributed over CAN (Controller Area Network)", Journal of Systems Architecture, Elsevier Science, vol. 46, n°7, 2000.

References

Most available from <u>http://nicolas.navet.eu</u>

- [2] D. Khan, N. Navet, B. Bavoux, J. Migge, "Aperiodic Traffic in Response Time Analyses with Adjustable Safety Level", IEEE ETFA2009, Mallorca, Spain, September 22-26, 2009.
- [3] M. Grenier, L. Havet, N. Navet, "Pushing the limits of CAN Scheduling frames with offsets provides a major performance boost", Proc. of the 4th European Congress Embedded Real Time Software (ERTS 2008), Toulouse, France, January 29 – February 1, 2008.
- [4] P. Meumeu-Yomsi, D. Bertrand, N. Navet, R. Davis, "Controller Area Network (CAN): Response Time Analysis with Offsets", Proc. of the 9th IEEE International Workshop on Factory Communication System (WFCS 2012), May 21-24, 2012, Lemgo/Detmold, Germany.
- [5] R.I. Davis, S. Kollmann, V. Pollex, F. Slomka, "Controller Area Network (CAN) Schedulability Analysis with FIFO queues". In proceedings 23rd Euromicro Conference on Real-Time Systems (ECRTS), pages 45-56, July 2011.
- [6] R. Davis, N. Navet, "Controller Area Network (CAN) Schedulability Analysis for Messages with Arbitrary Deadlines in FIFO and Work-Conserving Queues", Proc. of the 9th IEEE International Workshop on Factory Communication System (WFCS 2012), May 21-24, 2012, Lemgo/Detmold, Germany.
- [7] R. Davis, A. Burn, R. Bril, and J. Lukkien, "Controller Area Network (CAN) schedulability analysis: Refuted, revisited and revised", Real-Time Systems, vol. 35, pp. 239–272, 2007.
- [8] M. D. Natale, "Evaluating message transmission times in Controller Area Networks without buffer preemption", in 8th Brazilian Workshop on Real-Time Systems, 2006.
- [9] D. Khan, R. Davis, N. Navet, "Schedulability analysis of CAN with non-abortable transmission requests", 16th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA 2011), Toulouse, France, September 2011.
- [10] U. Keskin, R. Bril, and J. Lukkien, "Evaluating message transmission times in Controller Area Network (CAN) without buffer preemption revisited", to appear in Proc. of the 9th IEEE International Workshop on Factory Communication System (WFCS 2012), May 21-24, 2012, Lemgo/Detmold, Germany.
- [11] D. Khan, R. Bril, N. Navet, "Integrating Hardware Limitations in CAN Schedulability Analysis", WiP at the 8th IEEE International Workshop on Factory Communication Systems (WFCS 2010), Nancy, France, May 2010.
- [12] R. Davis, N. Navet, "Traffic Shaping to Reduce Jitter in Controller Area Network (CAN)", ACM SIGBED Review, Volume 9, Issue 4, pp37-40, November 2012.
- [13] N. Navet, H. Perrault, "CAN in Automotive Applications: a look forward", 13th International CAN Conference, Hambach Castle, March 5-6, 2012.
- [14] R.I. Davis, A. Burns, R.J. Bril, J.J. Lukkien. "Controller Area Network (CAN) Schedulability Analysis: Refuted, Revisited and Revised", Real-Time Systems, Volume 35, Number 3, pp. 239-272, April 2007.

