Aalborg Universitet



Cascaded Multilevel PV Inverter with Improved Harmonic Performance During Power Imbalance Between Power Cells

Lashab, Abderezak; Séra, Dezso; Hahn, Frederik; Camurca, Luis; Terriche, Yacine; Liserre, Marco; Guerrero, Josep M.

Published in: I E E E Transactions on Industry Applications

DOI (link to publication from Publisher): 10.1109/TIA.2020.2978164

Publication date: 2020

Document Version Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA): Lashab, A., Séra, D., Hahn, F., Camurca, L., Terriche, Y., Liserre, M., & Guerrero, J. M. (2020). Cascaded Multilevel PV Inverter with Improved Harmonic Performance During Power Imbalance Between Power Cells. *I E E E Transactions on Industry Applications*, *56*(3), 2788-2798. [9022862]. https://doi.org/10.1109/TIA.2020.2978164

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
 ? You may not further distribute the material or use it for any profit-making activity or commercial gain
 ? You may freely distribute the URL identifying the publication in the public portal ?

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Cascaded Multilevel PV Inverter with Improved Harmonic Performance During Power Imbalance Between Power Cells

Abderezak Lashab, Student Member, IEEE, Dezso Sera, Senior Member, IEEE, Frederik Hahn, Student Member, IEEE, Luis Camurca, Student Member, IEEE, Yacine Terriche, Student Member, IEEE, Marco Liserre, Fellow, IEEE, and Josep M. Guerrero, Fellow, IEEE

Abstract—The difference in power cell irradiances in cascaded multilevel converters results in different duty cycles among those cells when maintaining the maximum power point tracking (MPPT). However, the difference in cell duty cycles is undesired since it is proportional to the output voltage and current distortions. To this regard, a multilevel topology for photovoltaic (PV) applications is proposed, where an H6 bridge power cell is used instead of an H-bridge one. In case of solar irradiance mismatch among the power cells, the proposed converter injects power with lower voltage from the shaded cells without altering the PV voltage; hence maintaining MPPT operation. This modification allows retaining an equal duty cycle in all the power cells whatever the meteorological conditions are present; consequently, maintaining good output voltage and current waveform qualities. To test the effectiveness of the proposed solution, a detailed simulation model, as well as experimental prototype were built. The obtained results show that the proposed topology provides significantly improved output voltage and current qualities compared to the cascaded Hbridge one. The performance of the proposed topology compared to one offering improved harmonics performance, according to the European efficiency, has been also compared, where an enhancement of 2.64% has been registered.

Index Terms—Cascaded converter, Grid connected, H-bridge, MMC, MPPT, Partial shading, Photovoltaic, P&O, Power quality.

I. INTRODUCTION

MULTILEVEL converters (MLCs) are a very promising candidate power electronic converters since they offer a robust, efficient, and fault tolerant features [1]-[3]. These power converter topologies are able to output high-quality voltage waveforms with power switches operating at even the fundamental frequency when the number of levels is high enough. One the other hand, the high-quality voltage allows the

A. Lashab, D. Sera, Y. Terriche, and J. M. Guerrero are with the Department of Energy Technology, Aalborg University, 9220 Aalborg, Denmark (e-mail: abl@et.aau.dk; des@et.aau.dk; yte@et.aau.dk; joz@et.aau.dk).

F. Hahn, L. Camurca, and M. Liserre are with the Chair of Power Electronics, Kiel University, 24143 Kiel, Germany (e-mail: frha@tf.uni-kiel.de; lc@tf.unikiel.de; ml@tf.uni-kiel.de). use of less sizable output-filter [4]. Among them is the cascaded H-bridge (CHB) converter topology [5], which consists of series connected H-bridges, each of which is fed by a separate dc voltage source. This characteristic makes it possible to connect PV panels in each H-bridge; thus, achieving independent maximum power point tracking, which in turn, improves the efficiency of the overall system and increases the energy injected to the grid [6].

The commonly used Pulse Width Modulation (PWM) strategy in MLCs is the Phase Shifted PWM (PS-PWM) [7]. The PS-PWM in CHB application is described as multi unipolar carriers, one carrier designated for each H-bridge, where these carriers are shifted by T_s/n with respect to one another. T_s here is the carriers period, and n is the number of H-bridges. Equal power distribution and equal power losses among the power cells, as well as multiplicative effect $(2nm_f)$ in the converter output voltage switching-frequency, are offered when using this modulation technique [7].

However, in case the power cells are subjected to uneven solar irradiance due to dust on the PV panels or partial shading, the system would be unbalanced. This imbalance can be grouped into two categories, interphase imbalance, and intraphase imbalance. The former is believed to be an old existing problem, which is similar to any interphase imbalance issue, for which there are hundreds of solutions in the literature [8]. Nevertheless, there have been new solutions introduced, where MLCs is their application [9], [10]. The intraphase imbalance, however, is a contemporary problem that came as a challenge with MLCs.

The main causes of the harmonics generated in the converter output signals when the solar irradiation is not equal over the power cells are the difference in cell duty cycles and dc-link voltages. The controller limits the duty cycle in the shaded power cell in order to match its new MPP current when the solar irradiance decreases; consequently, the modulator receives different duty cycles. In this case, the shaded power cell starts injecting power by some delay (T_D) and stops injecting it before the supposed time by T_D . However, in MLCs, the cells are grouped together to form the converter output signals (output current and voltage), and the timing is a critical parameter, i.e., any advanced or delayed operation of any power cell compared to the supposed timing may deteriorate the output signals.

Manuscript received September 17, 2019; revised January 24, 2018; accepted February 27, 2019. Paper 2019-IPCC-1191.R1, presented at the 2019 IEEE International Conference on Environment and Electrical Engineering and 2019 IEEE Industrial and Commercial Power Systems Europe, Genova, Italy, June. 11–14, and approved for publication in the IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS by the Industrial Power Converter of the IEEE Industry Applications Society. (Corresponding author: Abderezak Lashab.)




Fig. 1. The classical dc-dc boost + H-bridge-based power cell MLC (CHBB).

Several attempts to mitigate this problem are reported in the literature [11]-[15]. In [11], a variable switching angles is the main operation principle, where this strategy offers a cheap solution; however, it is valid only when n=3 due to the complex computation required. Furthermore, during sever partial shadings, changing the carrier shift angles does not improve the output signals quality to an acceptable level. The authors in [12] proposed the employment of an extra battery-fed power cell to overcome this problem in case *n*=2. A dc-dc boost converter has been added into each power cell in [13], as shown in Fig. 1 (referred to as CHBB thereafter), where a modified modulation strategy is proposed to keep the energy among the dc-link capacitors at a similar level; hence, operating all the cells at similar duty cycles. Modular cascaded multilevel quasi Zsource inverter (qZSI) offers flexibility in the power quality matter as the H-bridges' voltages are independent on the PV voltages-only some changes on its modulation and control are required, as elaborated in [14]. The operation of solid-state transformer-based power cell in a star-connected CHB in the presence of both interphase and intraphase imbalance is studied in [15]. The previously mentioned topology-based solutions incorporate a lot of active and passive components-especially inductors-in the power cells, and in some cases, higher switching frequency is required, which not only increases the size, weight, and cost of the converter, but also degrades the system's overall efficiency.

In this paper, an H6 power cell-based MLC is proposed, where the issue of the difference in duty cycles is disclosed. Note that, this paper is an extension of [16], where more theoretical analysis of the harmonics generated in MLC in case of unbalanced power cells as well as experimental results are added. The paper is organized as the following, Section II analyses the partial shading in the conventional CHB, and the main factors behind the output voltage and current distortions under such case. The proposed topology is presented in Section III. Section IV shows the control approach adopted for operating the proposed converter, as well as the developed modulation for the added switches. Section V compares between the proposal and the previously introduced solutions aimed into mitigating from the harmonics content during partial shading. Simulation and experimental evaluation tests are shown and discussed in Section VI. Section VII concludes the presented work.

II. ANALYSIS OF THE PARTIAL SHADING IN THE CONVENTIONAL CHB TOPOLOGY

Fourier expansion is one of the most straightforward and sufficiently accurate tools in signal processing [17], which is thus, going to be used in this paper to analyze the converters' output signals quality. According to Fourier hypothesis, any periodic function f(t) can be expressed as a dc-offset plus a sum of sines and cosines as the following

$$f(t) = c_0 + \sum_{h=1}^{\infty} \left[a_h \cos\left(h\omega t\right) + b_h \sin\left(h\omega t\right) \right] \quad (1)$$

where ω is the smallest angular frequency to be evaluated. The coefficient a_h and b_h are defined as

$$a_{h} = \frac{1}{\pi} \int_{0}^{2\pi} f(t) \cos(h\omega t) d(h\omega t)$$

$$b_{h} = \frac{1}{\pi} \int_{0}^{2\pi} f(t) \sin(h\omega t) d(h\omega t)$$
 (2)

In this paper, the function to be analyzed is the converter's output voltage, which is the sum of all power cell voltages. The *i*th power cell output voltage is considered as a square pulse train with a variable duty cycle, which can be expressed as

$$v_i(t) = v_{dci}D_i$$
, where $i = 1, \dots, n$ (3)

such as, D_i and v_{dci} are, respectively, the duty cycle and voltage in the *i*th power cell. Fourier expansion of each power cell's output voltage can be then expressed as

$$v_i(t) = c_{0i} + \sum_{h=1}^{\infty} \left[a_{hi} \cos\left(h\omega_c t\right) + b_{hi} \sin\left(h\omega_c t\right) \right]$$
(4)

where ω_c is the carrier angular frequency.

The solution can be simplified by nulling b_{hi} on the assumption that the time origin is chosen in a way the function $v_i(t)$ shows an even symmetry. In this way, Fourier coefficients can be found as

$$c_{hi} = \frac{1}{\pi} \int_{0}^{D_{t}\pi} v_{i}(t) d(\omega_{c}t) = v_{dci}D_{i}$$

$$a_{hi} = \frac{2}{\pi} \int_{0}^{D_{t}\pi} v_{i}(t)\cos(h\omega_{c}t) d(\omega_{c}t) = \frac{2v_{dci}}{h\pi}\sin(h\pi D_{i})$$
(5)

The output voltage of the *i*th power cell in Fourier expansion form can be then written as

$$v_i(t) = v_{dci}D_i + \sum_{h=1}^{\infty} \frac{2v_{dci}}{h\pi} \sin(h\pi D_i)\cos(h\omega_c t)$$
(6)

Thus, the total output voltage can be described as $r = \frac{1}{2} \frac{1}{$

$$v_{out}(t) = \sum_{i=1}^{n} \left(v_{dci} D_i + \sum_{h=1}^{\infty} \frac{2v_{dci}}{h\pi} \sin\left(h\pi D_i\right) \right)$$

$$\cos\left(h\omega_c t + \theta_i\right)$$
(7)

where θ_i is the *i*th carrier shift angle, which is estimated as

$$\theta_i = \frac{2\pi}{n} (i-1) \tag{8}$$

As it can be seen from (7), the *h*th harmonic content at the total output voltage is expressed as

$$v^{h} = \sum_{i=1}^{n} \frac{2v_{dci}}{h\pi} \sin\left(h\pi D_{i}\right) \cos\left(h\omega_{c}t + \theta_{i}\right)$$
(9)

If the converter is assumed to have three power cells, the hth harmonic content would be written as in (10) below

$$v^{h} = \frac{2v_{dc1}}{h\pi} \sin(h\pi D_{1})\cos(h\omega_{c}t) + \frac{2v_{dc2}}{h\pi}\sin(h\pi D_{2})\cos\left(h\omega_{c}t + \frac{2\pi}{3}\right) + \frac{2v_{dc3}}{h\pi}\sin(h\pi D_{3})\cos\left(h\omega_{c}t + \frac{4\pi}{3}\right)$$
(10)

From (10), in order for the hth harmonic content to be eliminated in the total output voltage, the dc-link voltages, as well as the duty cycles have to be equal. In case of partial shading, the control would decrease the duty cycle of the shaded power cell in order for its current to be limited to a lower level according to the partial shading severity.

An illustrative example has been performed and is shown in this paper to further clarify the mathematical derivations' outcome. Fig. 2 shows test cases of balanced and unbalanced CHB operations. As it can be seen from plot (cz) of this figure, as the third cell get shaded, its duty cycle decreases causing the cell to start injecting power with a delay T_D with respect to the supposed time, and stopping before the supposed time by a T_D . This duty cycle decrease causes some pulses to be thinner or even completely absent from the total output voltage, yielding into a distortion in the latter, as highlighted in the zoomed-in view (see plot (dz)). It is also note worthy that, the effective switching frequency reduces due to those absent pulses as shown by Fig. 2(d2).

III. PROPOSED MULTILEVEL TOPOLOGY

As described by (10), an alternative to eliminate the hth harmonic content during partial shading is either by equalizing all cells duty cycles and voltages or by increasing all cells duty cycle peaks to be close to unity. In order to rise the duty cycle of the shaded power cell back to a value that is close to the




Fig. 2. Each power cell's output voltage in addition to the resulted total output voltage, in both cases, balanced and unbalanced solar irradiance among the cells.




Fig. 3. The proposed cascaded multilevel topology for PV systems.

unity, the cell output voltage has to be decreased; however, the point is to not alter the PV voltage and MPPT. A dc-dc stage can be employed between each H-bridge and PV string, ensuring a decoupled voltage between the H-bridge's dc-link and PV string. The dc-dc converter can be a boost [13] (see Fig. 1), buck-boost [18], or flyback [19]. However, this solution adds more inductors; consequently, the hardware is more expensive and sizable. Furthermore, the dc-dc stages operate at higher switching frequency, affecting the efficiency of the system negatively. For this purpose, it is proposed in this paper to replace the H-bridge in each power cell by an H6 one, where the dc-link capacitor is substituted by a split one, and only two active semiconductor devices and two diodes are added. The overall schematic diagram of the proposed MLC for PV applications, where n cells are regarded, is depicted in Fig. 3. The proposed concept comprises of injecting power from the shaded power cell with less voltage, without altering the PV string voltage (see Fig. 4); hence, retaining the MPPT.

Each cell's output voltage can be determined as the follows

$$v_{i} = \left(S_{1i} - S_{2i}\right) \left(S_{5i} v_{C5i} + S_{6i} v_{C6i}\right)$$
(11)

where Sxi is the xi active semiconductor state, which could be either ON or OFF. According to Fig. 3, *i* refers to the cell's index and *x* refers to the semiconductor number in that cell. The variables v_i , v_{C5i} , and v_{C6i} are, respectively, the output voltage, the voltage at the terminals of capacitor C_5 , and the voltage at the terminals of capacitor C_6 of the *i*th cell.

If the capacitors charge in each power cell is well balanced, the cell's output voltage can be expressed as

$$v_{i} = v_{\rm PVi} \left(S_{1i} - S_{2i} \right) \left(\frac{S_{5i} + S_{6i}}{2} \right)$$
(12)

such as, v_{PVi} is the voltage at the terminals of the *i*th PV string.

The dynamic behavior of each power cell can be described by the following differential equation

$$C_{\{5,6\}i} \frac{dv_{C\{5,6\}i}}{dt} = \left(i_{\mathrm{PV}i} - \left(S_{1i} - S_{2i}\right)S_{\{5,6\}i} i_{g}\right) \quad (13)$$




Fig. 4. The operation states in the proposed power cell.

Thus, according to Kirchhoff's voltage law, the overall system's dynamic behavior can be assessed as in (14)

$$L_{f} \frac{di_{g}}{dt} = \sum_{i=1}^{n} \left(\left(S_{1i} - S_{2i} \right) \left(\frac{S_{5i} + S_{6i}}{2} \right) v_{\text{PV}i} \right) - r_{f} i_{g} - v_{g}$$
(14)

where, i_g , v_g , L_f , and r_f are, respectively, the grid current, grid voltage, filter inductance, and filter internal resistor.

IV. CONTROL STRUCTURE IN THE PROPOSED CONVERTER

The control of the proposed topology is divided into three parts, grid injected current control, an independent MPP tracking in each cell, and H6 capacitors insertion and voltage balancing control.

The classical control, with one Proportional Integral (PI) controller for each cell voltage and one Proportional Resonant (PR) controller for the output current is adopted in this paper (see Fig. 5) [6]. This control strategy has proven to be one of the most efficient techniques when using different voltages in the cells, which is the case here since these voltages will be determined by using separate MPP trackers [6]. As can be seen from Fig. 5, from i=2 to n, the cell voltages are the only controlled variables in the loops. The voltages are controlled through PI controllers, which their outputs provide the




Fig. 5. The control structure adopted for the proposed cascaded H6 converter.

modulation indices. These PI controllers can be expressed as the following

$$D_i^{peak} = K_P^v \left(v_{\text{PV}i} - v_{\text{PV}i}^{ref} \right) + \frac{K_I^v}{s} \left(v_{\text{PV}i} - v_{\text{PV}i}^{ref} \right) \quad (15)$$

where, K_I^v and K_I^v are the proportional and integral gains of the cell voltage loop, respectively, and D_i^{peak} is the modulation index of the *i*th cell. In order to obtain the duty cycles, these modulation indices are multiplied by a normalized sinusoidal signal, that is synchronized with the grid voltage. The phase angle of that latter is determined through a Phase Looked Loop (PLL).

In the first cell, one PI controller is designated to control the total voltage based on all the voltage references provided by the MPPTs. The output of this controller generates the grid peak current (i_g^{peak}) , which is multiplied by a unitary sinusoidal signal that is synchronized with the grid voltage. The total voltage regulator can be written as follows

$$i_{g}^{peak} = K_{P}^{V} \sum_{i=1}^{n} v_{PVi} - v_{PVi}^{ref} + \frac{K_{I}^{V}}{s} \sum_{i=1}^{n} v_{PVi} - v_{PVi}^{ref} (16)$$

such as, K_P^V and K_I^V are the proportional and integral gains of the total voltage regulation loop, respectively.

A proportional resonant (PR) controller caters the reference to the modulator, that should be applied in order to obtain the grid current reference. The ideal PR controller is given by

$$D_{T} = K_{P}^{I} \left(i_{g} - i_{g}^{ref} \right) + \frac{K_{R}^{I} \left(i_{g} - i_{g}^{ref} \right) \mathbf{s}}{\mathbf{s}^{2} + \mathbf{\omega}_{g}^{2}}$$
(17)

where, K_P^I and K_R^I are the proportional and resonant gains of the grid current controller, and ω_g is the grid angular frequency. However, the ideal PR controller may cause instability problems due to the infinite resonant gain. The latter problem can be solved by introducing a damping as follows

$$D_{T} = K_{P}^{I} \left(i_{g} - i_{g}^{ref} \right) + \frac{2\omega_{0} K_{R}^{I} \left(i_{g} - i_{g}^{ref} \right) s}{s^{2} + 2\omega_{0} s + \omega_{g}^{2}}$$
(18)

such as, ω_0 represents the bandwidth around the grid frequency. Since D_T represents the total duty cycle, the duty cycle of the first cell is assessed by subtracting the sum of the rest of the switching functions from D_T

 TABLE I.

 Comparative Table of the Proposed Topology with its Counterparts Converters

	Passive components			Activ	ve power switches	0.11	I
-	Inductors -	Capacitors		Count	Voltage rating	Switching	Control
	Inductors	Count	Voltage rating	Count	voltage lating	frequency	complexit y
DC-DC boost converter +	× 1	√ 2	One v_{dc}	√ 5	$Si^1 \rightarrow < v_{dc}$	× $Si \rightarrow high^2$	× Medium
H-bridge-based power cells			& one $\leq v_{dc}$		Sxi, $x \in [1,4] \rightarrow v_{dc}$	$Sxi,x\!\in\![1,\!4]\!\rightarrow\!\mathrm{low}$	
Z-source converter-based power cells	× 2	× 3	× Two v_{dc} & one $\leq v_{dc}$	√ 4	All v_{dc}	× All Medium	× High
Quasi Z-source converter- based power cells	× 2	× 3		√ 4	All v_{dc}	× All Medium	× High
Proposed topology	✓ -	✓ 2	✓ Two $v_{dc}/2$	× 6	All v_{dc}	✓ All Low	✓ Low

¹The index i is considered to be fixed to a number between 1 and n.

 2 The switching frequency ranges are considered to be classified here as: high when above 20kHz, medium when within 8 to 20kHz, and low when below 8kHz.

$$D_1 = D_T - \sum_{i=2}^n D_i$$
 (19)

The switching states of the H-bridges (*Sxi*, where $x \in [1,4]$), are generated from PS-PWM, whereas the added switches (Sxi, where $x \in [5,6]$) are generated as described by Fig. 6. These latter two switches are turned ON together in case the irradiance is balanced among all the cells and the corresponding cell is inserted. If the corresponding cell is shaded, these two switches are gated in a different manner. The switch corresponding to the more charged capacitor is turned ON when the power cell is inserted, i.e. if v_{C5i} is higher, then S_{5i} is turned ON when the cell is inserted, otherwise, S_{6i} is turned ON. In this way, the capacitors charge is balanced. Note that, H6, in Fig. 6 specifies whether the *i*th cell is shaded or not, it takes low logic value when non-shaded, and high logic value otherwise. For assessing $H6_i$, the flowchart in Fig. 7 has been implemented, which takes into account both the high order harmonics level and power unbalance. For the high order harmonics, the 38th and 42nd have been selected, as they are the first to appear starting from $100 \times (1-\delta)\%$ of unbalance. δ can be determined through empirical tests, as it changes based upon the employed number of levels, output filter size, and switching frequency.

V. COMPARISON OF THE PROPOSED TOPOLOGY WITH ITS COUNTERPARTS

Table I compares the proposed converter with the topologies offering improved harmonic performance during partial shading among the cells, in terms of passives, active power switches, switching frequency, and control complexity. As it can be seen from this table, both the impedance source (IS) power cells use two inductors in each cell, whereas the CHBB power cell uses one. The proposed converter, however, does not use any. In terms of capacitors, the IS power cells are again the ones employing higher count. Furthermore, the IS power cells




Fig. 6. Capacitors insertion and balancing in the partially shaded power cells.




Fig. 7. Flowchart of the employed algorithm for defining the partially shaded power cell(s).

use some capacitors with high voltage rating, which is equal to the total cell voltage. The CHBB-based power cell uses the same capacitors count as in the proposed topology; however, one of them operate at the total cell voltage. It can be seen from Table I, that the proposed topology employs the highest switches count compared to its counterparts. Nevertheless, the switches voltage in the proposed cascaded H6 are half the ones in the other topologies during partial shading. One can see from Table I that, the proposed converter operates at the lowest switching frequency, being the CHBB the one requiring the highest. The switching frequency on the boost side can be diminished; however, this would be at the expense of the employed inductor size. The switching frequency in the IS power cells is lower than the one in the CHBB since two inductors are employed; but, all switches operate at this frequency, which is still higher than the one in the proposed converter. Both the switching and conduction loss will be compared in the next section. On the control complexity aspect, the IS power cell-based MLCs are the complex ones since the double stage functionality is merged into one, and the control of all inductor currents and capacitor voltages are performed from the same switches. The CHBB is simpler to control as the PV voltage/current is controlled independently by the dc-dc boost switch. The proposed topology is considered to be the simplest to be controlled as the same control algorithms adopted for the CHB can be used, with the exception of adding a simple algorithm for balancing the capacitor C_{5i} and C_{6i} voltages as shown in section IV.

VI. SIMULATION RESULTS

A. System specifications:

For the sake of validating the proposal experimentally, it has been modeled and simulated in details in PLECS [21], as a 1kW single-phase inverter. The designed inverter is fed from PV strings, whose voltage range is from 120 to 190V, and paralleled to 2mF capacitors, in each cell. The PV panel parameters were taken from the datasheet of real ones, which are from Alfasolar GmbH, SI S21-170.A1 model. These PV panels have the following specifications: $v_{\text{OC}}=96\text{V}$, $v_{\text{MPP}}=76\text{V}$. $i_{\rm SC}$ =2.83A, and $i_{\rm MPP}$ =2.2A under the standard test conditions (STC). In order to reach the desired voltage level acquiescing to grid connection, two PV panels of those were simulated to be connected in series in each cell, where the cells count is three. The grid fundamental magnitude and angular frequency have been set to $\sqrt{2}$ ×230V and 50Hz, respectively, according to the local ones. The H-bridges switching frequency, in all converters under test, has been set to 2kHz. The output-filter inductor has been selected as 3.5mH. The MPPTs were the conventional Perturb and Observe (P&O) type [22], and their voltage increment and frequency have been, respectively, set to 0.5V and 10Hz.

B. Test phases:

The proposed converter has been tested during three time intervals as the following. The system starts first operating under the STC until the MPPTs settle down, during which the switches S_{5i} and S_{6i} are turned ON simultaneously to simulate the operation of the CHB. By the end of this phase, at the instant 3.5s of the test, the converter experiences a sudden decrease of the solar irradiance in the third cell by half for 1.5s, considering it as a second time interval. Note that, during the second time interval the switches S_{5i} and S_{6i} were still turned ON simultaneously, emulating the operation of the CHB. At the instant 5s of the test, the third power cell was still shaded, but the system started operating as a cascaded H6 inverter, where the semiconductor switches S_{5i} and S_{6i} began their normal operation as explained earlier in Section IV.

Fig. 8 shows the three previously described time intervals, where the power extracted from the PV strings and cell voltages are considered. Note that, the lines of the power in cells one and two are not clear in Fig. 8(a) since they are congruent with that of the first power cell. Fig. 9 shows the output voltage of the proposed converter, as well as the current injected to the grid when it was operating during the first time interval. As it can be seen from Fig. 9, the proposed topology provides similar results to those reported in [6], whose are of the CHB in case of balanced solar insolation.

The output voltage and injected current of the seven level CHB, during the second time interval, are, respectively, shown in Fig. 10(a1) and (b1). One can note from Fig. 10(b1), that the injected current to the grid has a ringing around the peak area. Fig. 11(a) and (b) show, respectively, the harmonic spectrums of the CHB's output voltage and current during this time interval. As it can be seen form these two harmonic spectrums, the voltage and current distortions are due to high order harmonics, which are located at the switching frequency and its multiple $(2f_{sw})$. In order to inject power to the grid, there are grid

codes and requirements by the grid operators, that need to be respected, which could be on the converter's output current, voltage, or both. Table II lists the total harmonic distortion (THD) calculated up to the 30th, 50th, and 100rd harmonic orders for both converter output voltages and currents, and considering the three test time intervals, i.e. balanced CHB, unbalanced CHB, and unbalanced cascaded H6. From this




Fig. 8. Simulation results of the proposed topology during balanced and unbalanced solar irradiance: (a) the PV powers; (b) reference and measured voltage of the first PV string; (c) reference and measured voltage of the second PV string; (d) reference and measured voltage of the third PV string.




Fig. 9. (a) The output voltage, (b) the grid current, when the three PV strings of the proposed topology are under the standard test conditions.




Fig. 10. The output voltage and current injected to the grid of both the CHB and proposed topology when the first and second cell are subjected to 1kW/m², whereas the irradiance of the third cell is 0.5kW/m².

Table, it can be seen that the CHB failed to comply with current distortion limit according to the IEEE 514-1992, as it reached 6.28%, which is above 5%. On the voltage side, it also failed to comply with both IEEE 514-1992 and EN50160 [23], as the THD reached 14.86% and some individual high order harmonics reached even 6.5%, as shown by Table II and Fig. 11(a).

Fig. 12 displays the cell duty cycles during the transition between the second to the third time interval of the test. As can be seen from this figure, the duty cycle of the third cell during the second time interval has a peak value that is nearly half of the peaks of the duty cycles in cells one and two. As a result, the third cell is operating less than the rest of cells—during each switching interval, the third power cell starts after a delay and stops in advance, as explained in Section II. One should note from Fig. 12 that, as the third time interval started, where the converter began to operate as proposed, the peak of the duty




Fig. 11. Harmonic spectrum of the CHB's (a) output voltage; and (b) current injected to the grid, under unbalanced solar irradiance condition.




Fig. 12. The duty cycles of the three cells when the converter is operating first in H-bridge mode and then H6 mode. The first and second cell are under the STC, while the third one is under 0.5kW/m².

cycle of the shaded cell increased and ended up reaching nearly the unity after 0.2s. The reason of the increased duty cycle lies on the fact that the instantaneous delivered power by the cell has been reduced by half since its voltage seen by the output of the converter has been reduced by half. Under these circumstances, the total cell voltage has increased above its reference as shown in Fig. 8(d), which caused the controller to increase the duty cycle in order to decrease the PV voltage back to its reference.

It can be noted also from Fig. 12 that, the duty cycle of the first cell got affected since it is designated for the control of both the total and first cell voltages. The modulation index of the first cell settled down again after 0.2s.

As it can be observed from Fig. 10(b2), the current provided by the proposed topology does not present any ringing since the duty cycle peak in the shaded cell has nearly reached the unity. From Table II, it can be seen that the current THD complies with the described limit by the IEEE 514-1992, as it has been improved to 4.25%. Regarding the voltage, although the THD




Fig. 13. Harmonic spectrum of the proposed topology's (a) output voltage; and (b) current injected to the grid, under unbalanced solar irradiance condition.

TABLE II. The obtained THD Considering the Harmonics UP to the 30th, 50th, and 100th order in the Output Voltage and Grid Current.

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	AND 100TH ORDER IN THE OUTPUT VOLTAGE AND GRID CURRENT.										
THD (%) Output voltage Grid current 2.11 2.12 2.11 2.18 14.86 10.42 2.24 21.89 12.25 Balanced CHB Unbalanced CHB Unbalanced CHB Unbalanced Proposed topology $30^{25}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{00}^{-10}_{-10}$			Up to the 30 th			Up to the 50 th			Up to the 100 rd		
THD (%) Grid current 2.11 2.11 2.11 2.18 6.28 4.25 2.24 9.88 4.92 Balanced CHB - Unbalanced CHB - Unbalanced Proposed topology $30 \\ 25 \\ 20 \\ 30 \\ 25 \\ 0 \\ 20 \\ 20 \\ 40 \\ 0 \\ 0 \\ 20 \\ 40 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$			order				order		order		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	тнр	Output voltage	2.11	2.12	2.11	2.18	14.86	10.42	2.24	21.89	12.25
 Balanced CHB • Unbalanced CHB • Unbalanced Proposed topology and the trip to the trip to		Grid current	0.11	0.11	0.11	0.10	0.00	4.05	9.94	0.00	4.02
$\begin{array}{c} 30\\ 30\\ 25\\ 20\\ 20\\ 31\\ 31\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32$. ,						6.28	4.25	2.24	9.00	4.92
$\begin{array}{c} 25\\ \\ 20\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	Balanced CHB Unbalanced CHB Unbalanced Proposed topology										
$\begin{array}{c} 25\\ \\ 20\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $											
$\begin{array}{c} 25\\ \\ 20\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $											
$\sum_{i=1}^{20} \sum_{i=1}^{20} \sum_{$	30					30					
$\begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	25					25					
$\begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	20				<u>/</u>	20					
$\begin{array}{c} 10 \\ 5 \\ 0 \\ 0 \\ 20 \\ 40 \\ 60 \\ 80 \\ 100 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $	\mathbb{Z}_{1}^{2}			1							
$\begin{array}{c} 10 \\ 5 \\ 0 \\ 0 \\ 20 \\ 40 \\ 60 \\ 80 \\ 100 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $	Loss 19		1							11	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	10	_				10			1		
0 20 40 60 80 100 0 20 40 60 80 100 Power [%] (a) Power [%] (b) (b) (b) 98 Conductor loss Switching loss 99 Efficiency Proposed Topology	5					5		فتتبيه فيتنا	-		
Power [%] (a) Power [%] (b) 98 596 596 99 596 90 596 90 596 90 596 90 596 90 596 90 596 90 596 90 597 596 90 597 596 90 597 597 597 597 597 597 597 597	0	20 40	60	80	1		20	40	60	80	100
98 \swarrow Boost inductor loss Conduction loss Efficiency 94 \square Proposed Topology	Power [%] Power [%]										
90 Conduction loss 506 Switching loss Efficiency 94 Proposed Topology	(a) (b)										
	98										
	[%]	1		. 1						58	
	596										
	94 -	1	<u>``</u>					Propos	ed Top	ology	
CHBB		i						CHBB	p	.07	
92^{i}_{0} 20 40 60 80 100	92 ^L 0			80	10	0					
Power $[\%]$ (c)		Pow		(c)							

Fig. 14. The loss of (a) the H-bridges, (b) dc-dc boost stages and added elements in the proposed topology $(S_{5,6}, D_{5,6})$, as well as (c) the resulted overall efficiencies.

has been decreased from 14.86% to 10.42% by the proposed topology, some individual high order harmonics still overpass the described limits by the EN50160, as shown by Fig. 13(a). Accordingly, in case the voltage is examined, the output filter needs to be increased in a way the remaining individual high order harmonics are compensated.

C. Efficiency:

For evaluating the efficiency of the proposed topology, one of the possible solutions offering harmonics performance improvement during partial shading, namely, the CHBB (Fig. 1) is also considered.

For assessing the thermal loss, the semiconductor devices have been thermally modeled according to their real datasheets. For the IGBTs, the FGPF30N30 semiconductor devices were used, while for the diodes, the DPG30I300PA were the employed ones. On the dc-dc boost stages, the inductors have been designed in a away 20kHz switching frequency should be applied in order to obtain a 25% current ripple. Note that, the loss in the converters' output filter have been neglected for both tested topologies.

The switching and conduction loss of the H-bridges in both the CHBB and proposed topology are shown in Fig. 14(a). Those of the dc-dc boost stages in CHBB and added elements in the proposed topology ($S_{5,6}$, $D_{5,6}$) are shown in Fig. 14(b). The dc-dc boosts inductors loss are also shown in the latter. As it can be seen from Fig. 14(a), the H-bridges of both converters have equivalent switching and conduction loss since the power harvested, components count and type, and switching frequency

8

are all the same. On the dc-dc boost stages in the CHBB and $S_{5,6}$ and $D_{5,6}$ in the proposed topology, the conduction loss are still equivalent; however, on the switching loss, significant differences can be observed, the proposed topology being the one having the least. Moreover, the dc-dc boost inductors loss are quite significant, where they can be estimated to reach as twice as the switching loss in the high power range.

One can note from Fig. 14(c) that, these loss differences have caused the proposed topology to reach higher conversion efficiency over the CHBB topology in the whole power range. The top efficiency registered by the CHBB was 95.45%, whereas the proposed topology reached 98.07%. The European efficiency [24] has been calculated, respectively, as 94.32% and 96.96% for the CHBB and the proposed topology.

VII. EXPERIMENTAL RESULTS

To validate both the theoretical analysis and obtained results by simulation, an experimental prototype of the proposed topology has been built. The overall test bench for testing the proposed converter is shown in Fig. 15, which consists of custom made power modules forming the built prototype, three ELEKTRO-AUTOMATIK PSI 91500-30 PV emulators for simulating real PV curves, dSPACE SCALEXIO for running the control algorithm, isolation transformer to galvanically isolate the grid from the power circuit prototype, and voltage and current measurement sensors. Note that, the same PV model, switching frequency, cell capacitors, grid voltage and frequency, and output filter specifications described in the simulation section are also used here. The control algorithm is implemented on the DS6001 digital processing board, which sends the control signals to the DS2655M2 field programmable gate array (FPGA), with an update rate according to the aforementioned switching frequency. The developed modulation strategy, which is explained in section IV, has been programed in the DS2655M2 FPGA, with a resolution of 8ns. The outputs of this board are converted from electrical-digital to opticdigital, and are transferred to the power stage through fiberoptic cables to eliminate possible electromagnetic coupling. The voltage and current analogic measurements are transferred to the DS6001 digital processing board through DS6221 analogic to digital (A/D) conversion board for a high resolution.

The same tests procedure, which was performed in the simulation, has been followed here as well. Fig. 16 shows the




Fig. 15. The experimental test bench used to validate the proposed cascaded H6 inverter for PV applications.




Fig. 16. The output voltage and current injected to the grid of the proposed topology under balanced operation.




Fig. 17. The harmonics spectrum of conventional CHB under balanced operation in, (a) the output voltage, and (b) current injected to the grid.




Fig. 18. The output voltage and current injected to the grid of the conventional CHB when the third cell is shaded.




Fig. 19. The harmonics spectrum of conventional CHB when the third cell is shaded in, (a) the output voltage, and (b) current injected to the grid.

proposed converter's output voltage and current injected to the grid during balanced operation. As it can be seen from this figure, the proposed converter has a seven-level output voltage waveform similar to the one of the conventional CHB with three cells. According to Fig. 17, which depicts the harmonics spectrums of both the output voltage and current injected to the grid, the high order harmonics are less than the low order ones and are negligible. Accordingly, the voltage THD calculated up to the 30th harmonic order and up to the 50th one increases only from 3.64% to 4.68%.

Fig. 18 shows the output voltage and current of the proposed converter when one of the cells is shaded, while the switches S_{5i} and S_{6i} were forced ON, emulating the behavior of the classical CHB. One can see from the output voltage that it is distorted and from the current injected to the grid, that it suffers from a severe ringing around the peak area where the difference in the duty cycles becomes prominent. Consequently, both the output voltage and current suffer from high order harmonics situated at the switching frequency and its multiple, as it is depicted by the harmonic spectrums in Fig. 19. The voltage THD has been calculated according to the EN50160 standard as 15.23%.

As one can see from Fig. 20, which shows the output voltage and current of the proposed converter when the switches S_{5i} and S_{6i} began their operation as explained in section IV, the voltage waveform has been improved and the ringing in the current




Fig. 20. The output voltage and current injected to the proposed topology when the third cell is shaded.




Fig. 21. The harmonics spectrum of proposed topology when the third cell is shaded in, (a) the output voltage, and (b) current injected to the grid.

injected to the grid has been significantly reduced. Accordingly, the harmonics performance of the PV-fed MLC have been greatly improved as indicated by the red arrows in the harmonics spectrums in Fig. 21, yielding to a voltage THD according to the EN501650 of 10.75%.

VIII. CONCLUSION

The key reasons behind the output current and voltage distortions in cascaded MLCs, in the presence of partial shading among the power cells, are analyzed in this paper. It has been demonstrated that, both the difference in cell duty cycles as well as their voltages are the main factors in the distortion of these output signals. Moreover, the difference in cell voltages can have a less effect, in this matter, if the cell duty cycles are close the unity. Accordingly, a cascaded MLC has been proposed, where the cells are able to provide less voltage than the total cell one, which, in turn, allows the cell duty cycle to be raised back to unity after it decreases in case of partial shading. The proposal is cost effective, lighter, and less sizable since it does not require extra passive elements with respect to its counterparts. Only some active components are added. The proposed converter has been tested under both simulation and experiment, and it has been shown that it provides a significantly improved output voltage and current qualities in case of partial shading, where the THD according to 50th harmonic orders-as included in the EN50160 standard-has been decreased from 15.23% to 10.75% in the voltage.

Furthermore, a loss and efficiency comparison with respect to its counterpart the CHBB, has been included in this paper. Due to the employment of the same switching frequency as in the CHB in the proposed converter, it suffers from less switching loss compared to the CHBB. Moreover, the proposed converter does not employ any inductors in the cells, evading more loss. Consequently, the proposed converter registered a European efficiency of 96.96%, showing an improvement of the 2.64%.

IX. References

- F. Rong, X. Gong and S. Huang, "A Novel Grid-Connected PV System Based on MMC to Get the Maximum Power Under Partial Shading Conditions," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4320-4333, June 2017.
- [2] G. Farivar, B. Hredzak and V. G. Agelidis, "A DC-Side Sensorless Cascaded H-Bridge Multilevel Converter-Based Photovoltaic System," in *IEEE Trans. Indus. Electron.*, vol. 63, no. 7, pp. 4233-4241, July 2016.
- [3] Y. Yu, G. Konstantinou, B. Hredzak and V. G. Agelidis, "Power Balance of Cascaded H-Bridge Multilevel Converters for Large-Scale Photovoltaic Integration," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 292-303, Jan. 2016.
- [4] A. Lashab, D. Sera, J. Martins and J. M. Guerrero, "Multilevel DC-Link Converter-Based Photovoltaic System with Integrated Energy Storage," 2018 5th International Symposium on Environment-Friendly Energies and Applications (EFEA), Rome, 2018, pp. 1-6.
- [5] Y. Yu, G. Konstantinou, B. Hredzak and V. G. Agelidis, "Operation of Cascaded H-Bridge Multilevel Converters for Large-Scale Photovoltaic Power Plants Under Bridge Failures," *IEEE Trans. Ind. Electron.*, vol. 62, no. 11, pp. 7228-7236, Nov. 2015.
- [6] E. Villanueva, P. Correa, J. Rodriguez and M. Pacas, "Control of a Single-Phase Cascaded H-Bridge Multilevel Inverter for Grid-Connected Photovoltaic Systems," in *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4399-4406, Nov. 2009.
- [7] J. I. Leon, S. Kouro, L. G. Franquelo, J. Rodriguez, and B. Wu, "The essential role and the continuous evolution of modulation techniques for

voltage-source inverters in the past, present, and future power electronics," *IEEE Trans. Ind. Electron.*, vol. 63, no. 5, pp. 2688–2701, May 2016.

- [8] M. Honbu, Y. Matsuda, K. Miyazaki and Y. Jifuku, "Parallel Operation Techniques of GTO Inverter Sets for Large AC Motor Drives," *IEEE Trans. Ind. App.*, vol. IA-19, no. 2, pp. 198-205, March 1983.
- [9] H. D. Tafti, A. I. Maswood, G. Konstantinou, C. D. Townsend, P. Acuna, and J. Pou, "Flexible Control of Photovoltaic Grid-Connected Cascaded H-Bridge Converters during Unbalanced Voltage Sags," *IEEE Trans. Ind. Electron.*, vol. 65, no. 8, pp. 6229–6238, 2018.
- [10] B. Xiao, L. Hang, J. Mei, C. Riley, L. M. Tolbert and B. Ozpineci, "Modular Cascaded H-Bridge Multilevel PV Inverter With Distributed MPPT for Grid-Connected Applications," *IEEE Trans.Ind. App.*, vol. 51, no. 2, pp. 1722-1731, March-April 2015.
- [11] A. Marquez, J. I. Leon, S. Vazquez, R. Portillo, L. G. Franquelo, E. Freire, and S. Kouro, "Variable-angle phase-shifted pwm for multilevel threecell cascaded h-bridge converters," *IEEE Trans. Ind. Electron.*, vol. 64, no. 5, pp. 3619–3628, May 2017.
- [12] A. Marquez, J. I. Leon, S. Vazquez, L. G. Franquelo, and S. Kouro, "Operation of an hybrid PV-battery system with improved harmonic performance," *IECON 2017 - 43rd Annu. Conf. IEEE Ind. Electron. Soc.*, pp. 4272–4277, 2017.
- [13] C. Wang, K. Zhang, J. Xiong, Y. Xue, and W. Liu, "An Efficient Modulation Strategy for Cascaded Photovoltaic Systems Suffering from Module Mismatch," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 6, no. 2, pp. 941–954, 2018.
- [14] C. Wang, K. Zhang, L. Liu and W. Liu, "A novel modulation method applied in quasi-Z-source based cascaded pv system suffering module mismatch," *IECON 2015 - 41st Annu. Conf. IEEE Ind. Electron. Society*, Yokohama, 2015, pp. 004911-004916.
- [15] F. V. Amaral, T. M. Parreiras, G. C. Lobato, A. A. P. Machado, I. A. Pires and B. de Jesus Cardoso Filho, "Operation of a Grid-Tied Cascaded Multilevel Converter Based on a Forward Solid-State Transformer Under Unbalanced PV Power Generation," *IEEE Trans. Ind. App.*, vol. 54, no. 5, pp. 5493-5503, Sept.-Oct. 2018.
- [16] A. Lashab, D. Sera and J. M. Guerrero, "Harmonics Mitigation in Cascaded Multilevel PV Inverters During Power Imbalance Between Cells," 2019 IEEE Int. Conf. Environ. Electr. Eng. 2019 IEEE Ind. Commer. Power Syst. Eur., Genova, Italy, 2019, pp. 1-6.
- [17] D. Grahame Holmes; Thomas A. Lipo, "Pulse Width Modulation for Power Converters: Principles and Practice", *IEEE*, 2003, pp.
- [18] Q. Huang, A. Q. Huang, R. Yu, P. Liu and W. Yu, "High-Efficiency and High-Density Single-Phase Dual-Mode Cascaded Buck–Boost Multilevel Transformerless PV Inverter With GaN AC Switches," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7474-7488, Aug. 2019.
- [19] W. Zhao, H. Choi, G. Konstantinou, M. Ciobotaru and V. G. Agelidis, "Cascaded H-bridge multilevel converter for large-scale PV grid integration with isolated DC-DC stage," 2012 3rd IEEE Int. Symposium Power Electron. Distributed Generation Syst. (PEDG), Aalborg, 2012, pp. 849-856.
- [20] H. Snani, M. Amarouayache, A. Bouzid, A. Lashab and H. Bounechba, "A study of dynamic behaviour performance of DC/DC boost converter used in the photovoltaic system," 2015 IEEE 15th Int. Conf. Environ. Electr. Eng., Rome, 2015, pp. 1966-1971.
- [21] K. Memar, P. Moamaei and R. Ahmadi, "Developing a hierarchical modular PV array model using PLECS block-set in MATLAB," 2015 IEEE Power Energy Conf. Illinois (PECI), Champaign, IL, 2015, pp. 1-5.
- [22] A. Lashab, A. Bouzid, and H. Snani, "Comparative study of three MPPT algorithms for a photovoltaic system control," 2015 World Cong. Information Tech. Computer App. (WCITCA), Hammamet, 2015, pp. 1-5.
- [23] Voltage Characteristics of Electricity Supplied by Public Distribution Systems, CENELEC EN 50160, 2001.
- [24] R. Hotopp, Private Photovoltaik-Stromerzeugungnsanlagen im Netzparallelbetrieb. Essen, Germany: RWE Energie AG, Oct. 1990.



Abderezak Lashab (S'13) received the baccalaureate in 2007 with "honor", ranked as the First in the high school Cheikh Ibrahim Bayoud, Constantine, Algeria. He received the bachelor's and master's degrees in electrical engineering in 2010 and 2012, respectively, from Université des Frères Mentouri Constantine 1, Constantine, Algeria. He is currently working toward the Ph.D. degree on developing and investigating new converter topologies and control methods of photovoltaic systems with and without storage with

the Department of Energy Technology, Aalborg University, Denmark.

From the year 2013 to 2014, he served as an engineer in High Tech Systems (HTS). From 2014 to 2016, he was a Lecturer Assistant in the Université des Frères Mentouri Constantine 1, where he helped in teaching several electrical engineering courses for undergraduate students. He was a Visiting Researcher at the Chair of Power Electronics, Kiel University, Germany from April to July 2019. His current research interests include power electronics topologies, modeling, and control for photovoltaic systems with and without storage.

He also serves as a Reviewer in the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, IEEE TRANSACTIONS ON POWER ELECTRONICS, IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, IEEE TRANSACTIONS ON SUSTAINABLE ENERGY, IET Power Electronics, IET Electronics Letters, and several IEEE conferences.



Dezso Sera (S'05–M'08–SM'15) received the B.Sc. and M.Sc. degrees in electrical engineering from the Technical University of Cluj, Cluj-Napoca, Romania, in 2001 and 2002, respectively, the M.Sc. degree in power electronics and the Ph.D. degree in PV systems from the Department of Energy Technology, Aalborg University, Aalborg, Denmark, where he is currently an Associate Professor. Since 2009, he has been a Leader of the Photovoltaic Systems Research Program (www.pv-systems.et.aau.dk) at the same

department.

His research interests include modeling, characterization, diagnostics and maximum power point tracking (MPPT) of PV arrays, as well as power electronics, and grid integration for PV systems.



Frederik Hahn (S'16) received the bachelor's and master's degrees in electrical engineering from Christian-Albrechts-University of Kiel (CAU), Kiel, Germany in 2013 and 2015, respectively. His master's thesis took place in collaboration with Siemens AG, Erlangen, Germany. Since 2015 he has been working toward the Ph.D. degree with the Chair of Power Electronics, CAU. In 2017, he was a visiting researcher at Aalborg University, Aalborg, Denmark. His current research interests include modular power

converters for renewable high-power applications and reliability in power electronics.



Luis Juarez Camurca received his B.S. degree in electrical engineering from the Federal University of Ceará, Fortaleza, Brazil, in 2012 and obtained his M.S. degree from the Federal University of Santa Catarina, Florianópolis, Brazil, in 2016. He is currently working towards his Ph.D. degreee at the Chair of Power Electronics, Kiel University, Kiel, Germany. His research interests include dc-ac converters, multilevel topologies and wide-badgap semiconductors.

Yacine Terriche received the bachelor's and master's degrees in electrical engineering in 2010 and 2012, respectively, from Université des Frères Mentouri Constantine 1, Constantine, Algeria. He is currently working towards the Ph.D. degree at the Department of Energy Technology, Aalborg University, Denmark. His research interests include power electronics, modeling, control, signal processing, power quality issues, active and passive power filters, and shipboard



Microgrids.



Marco Liserre (S'00-M'02-SM'07-F'13) received the MSc and PhD degree in Electrical Engineering from the Bari Polytechnic, respectively in 1998 and 2002. He has been Associate Professor at Bari Polytechnic and from 2012 Professor in reliable power electronics at Aalborg University (Denmark). From 2013 he is Full Professor and he holds the Chair of Power Electronics at Kiel University (Germany). He has published 400 technical papers (more than 1/3 of them in international peer-reviewed journals) and a

book. These works have received more than 28000 citations. Marco Liserre is listed in ISI Thomson report "The world's most influential scientific minds" from 2014.

He has been awarded with an ERC Consolidator Grant for the project "The Highly Efficient And Reliable smart Transformer (HEART), a new Heart for the Electric Distribution System".

He is member of IAS, PELS, PES and IES. He has been serving all these societies in different capacities. He has received the IES 2009 Early Career Award, the IES 2011 Anthony J. Hornfeck Service Award, the 2014 Dr. Bimal Bose Energy Systems Award, the 2011 Industrial Electronics Magazine best paper award and the Third Prize paper award by the Industrial Power Converter Committee at ECCE 2012, 2012, 2017 IEEE PELS Sustainable Energy Systems Technical Achievement Award and the 2018 IEEE-IES Mittelmann Achievement Award.



Josep M. Guerrero (S'01-M'04-SM'08-FM'15) received the B.S. degree in telecommunications engineering, the M.S. degree in electronics engineering, and the Ph.D. degree in power electronics from the Technical University of Catalonia, Barcelona, in 1997, 2000 and 2003, respectively. Since 2011, he has been a Full Professor with the Department of Energy Technology, Aalborg University, Denmark, where he is responsible for the Microgrid Research Program

(www.microgrids.et.aau.dk). From 2014 he is chair Professor in Shandong University; from 2015 he is a distinguished guest Professor in Hunan University; and from 2016 he is a visiting professor fellow at Aston University, UK, and a guest Professor at the Nanjing University of Posts and Telecommunications. From 2019, he became a Villum Investigator by The Villum Fonden, which supports the Centre for Research on Microgrids (CROM) at Aalborg University, being Prof. Guerrero the founder and Director of the same centre.

His research interests is oriented to different microgrid aspects, including power electronics, distributed energy-storage systems, hierarchical and cooperative control, energy management systems, smart metering and the internet of things for AC/DC microgrid clusters and islanded minigrids. Specially focused on maritime microgrids for electrical ships, vessels, ferries and seaports. Prof. Guerrero is an Associate Editor for a number of IEEE TRANSACTIONS. He has published more than 500 journal papers in the fields of microgrids and renewable energy systems, which are cited more than 40,000 times. He received the best paper award of the IEEE Transactions on Energy Conversion for the period 2014-2015, and the best paper prize of IEEE-PES in 2015. As well, he received the best paper award of the Journal of Power Electronics in 2016. During six consecutive years, from 2014 to 2019, he was awarded by Clarivate Analytics (former Thomson Reuters) as Highly Cited Researcher. In 2015 he was elevated as IEEE Fellow for his contributions on "distributed power systems and microgrids."