

COMPARISON OF PARALLEL PREFIX ADDER (PPA)

PETER VOON

This project is submitted in partial fulfilment of
The requirements for the degree of Bachelor of Engineering with Honours
(Electronics and Telecommunications Engineering)

Faculty of Engineering
UNIVERSITI MALAYSIA SARAWAK
2009/2010

UNIVERSITI MALAYSIA SARAWAK

R13a

BORANG PENGESAHAN STATUS TESIS

Judul:

COMPARISON OF PARALLEL PREFIX ADDER

SESI PENGAJIAN: 2009/2010

Saya

PETER VOON
(HURUF BESAR)

mengaku membenarkan tesis * ini disimpan di Pusat Khidmat Maklumat Akademik, Universiti Malaysia Sarawak dengan syarat-syarat kegunaan seperti berikut:

- 1. Tesis adalah hakmilik Universiti Malaysia Sarawak.
2. Pusat Khidmat Maklumat Akademik, Universiti Malaysia Sarawak dibenarkan membuat salinan untuk tujuan pengajian sahaja.
3. Membuat pendigitan untuk membangunkan Pangkalan Data Kandungan Tempatan.
4. Pusat Khidmat Maklumat Akademik, Universiti Malaysia Sarawak dibenarkan membuat salinan tesis ini sebagai bahan pertukaran antara institusi pengajian tinggi.
5. ** Sila tandakan () di kotak yang berkenaan

- SULIT (Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia seperti yang termaktub di dalam AKTA RAHSIA RASMI 1972).
TERHAD (Mengandungi maklumat TERHAD yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan).
TIDAK TERHAD

Disahkan oleh

(TANDATANGAN PENULIS)

(TANDATANGAN PENYELIA)

Alamat tetap: 40, Cloud Estate 2A
Off Green Road, 93150 Kuching,
Sarawak

PUAN NURDIANI ZAMHARI
Nama Penyelia

Tarikh: 12 APRIL 2010

Tarikh:

CATATAN

- * Tesis dimaksudkan sebagai tesis bagi Ijazah Doktor Falsafah, Sarjana dan Sarjana Muda.
** Jika tesis ini SULIT atau TERHAD, sila lampirkan surat daripada pihak berkuasa/organisasi berkenaan dengan menyatakan sekali sebab dan tempoh tesis ini perlu dikelaskan sebagai SULIT dan TERHAD.

This Final Year Project attached here:

Title : Comparison of Parallel Prefix Adder (PPA)

Student Name : Peter Voon

Matric No : 17103

has been read and approved by:

Puan Nurdiani Zamhari

(Supervisor)

Date

Dedicated to my beloved parents, family members and friends

ACKNOWLEDGEMENT

I would like to thank God for allowing this final year project to be completed successfully. My sincere appreciation goes to my supervisors, Puan Nurdiani Zamhari and Encik Norhuzaimin Julai for their guidance, advices, comments, suggestions and patience throughout the completion of this project.

I would also like to thank the lecturers and staffs of Faculty of Engineering UNIMAS for their ideas, guidance and commitment in order to further improve this project. Last but not least, my greatest gratitude to family and friends who have been giving support, encouragement and suggestions for me to complete this project.

ABSTRAK

Penambah awalan selari merupakan salah satu jenis penambah terpantas yang pernah direka dan dibangunkan. Dua jenis penambah awalan selari yang biasa digunakan adalah penambah Brent Kung dan penambah Kogge Stone. Projek ini akan membandingkan dan membuat kajian terhadap prestasi kedua-dua jenis penambah ini dari segi tundaan rambatan dan keluasan rekabentuk. Perbandingan dan kajian untuk kedua-dua penambah akan dijalankan untuk saiz bit 8, 16 dan 32. Dengan menggunakan perisian rekabentuk Quartus II, rekabentuk untuk kedua-dua penambah Brent Kung dan penambah Kogge Stone akan dicipta. Daripada rekabentuk kedua-dua penambah, bentuk gelombang vektor akan dihasilkan daripada simulasi rekabentuk-rekabentuk tersebut. Hasil simulasi juga akan menunjukkan tundaan rambatan untuk penambah-penambah tersebut. Oleh itu, projek ini adalah penting bagi menunjukkan daripada kedua-dua penambah yang diuji, yang manakah menjalankan fungsi lebih baik dari segi tundaan rambatan dan rekabentuk kawasan berdasarkan saiz bit yang berbeza.

ABSTRACT

The parallel prefix adder is one of the fastest types of adder that had been created and developed. Two common types of parallel prefix adder are the Brent Kung and Kogge Stone adders. This project will compare and study the performances of these two adders in terms of propagation delay and design area. The comparison and study for both adders will be conducted for 8, 16 and 32 bits size. By using the Quartus II design software, the designs for both Brent Kung and Kogge Stone adders will be developed. From the designs of both adders, a vector waveform will be produced as a result of the designs' simulations. The simulation result will also show the propagation delay for the adders. Hence, this project is significant in showing which of the two adders being tested perform better in terms of propagation delay and design area based on different sizes of bits.

TABLE OF CONTENTS

CONTENTS	Page
DEDICATION	ii
ACKNOWLEDGEMENT	iii
ABSTRAK	iv
ABSTRACT	v
TABLE OF CONTENTS	vi
LIST OF TABLES	ix
LIST OF FIGURES	x
LIST OF ABBREVIATIONS	xii

CHAPTER 1	INTRODUCTION		
	1.1	Project Overview	1
	1.2	Problem Statement	2
	1.3	Project Objectives	2
	1.4	Project Scope	3
	1.5	Project Report Outline	3
CHAPTER 2	LITERATURE REVIEW		
	2.1	Introduction	5
	2.2	Half Adder	6
	2.3	Full Adder	9
	2.4	Ripple Carry Adder (RCA)	13

2.5	Carry Look-Ahead Adder (CLA)	15
2.6	Parallel Prefix Adder (PPA)	16
2.6.1	Propagate-Generate Blocks	19
2.6.2	Fundamental Carry Operator Block	20
2.6.3	Parallel Prefix Carry Blocks	21
2.6.4	Parallel Prefix Sum Blocks	22
2.7	Brent Kung Adder (BKA)	23
2.8	Kogge Stone Adder (KSA)	24
2.9	Comparison of BKA and KSA	26
2.10	Design Software	27

CHAPTER 3: METHODOLOGY

3.1	Introduction	28
3.2	Project Flow Chart	29
3.3	Software Design Flow Chart	31
3.3.1	Structure Designing	32
3.3.2	VHDL Source Code Writing	32
3.3.3	Compile VHDL Source Code	35
3.3.4	Simulation Process	36
3.3.5	Simulation Analysis	36
3.3.6	Comparison of PPA	37

CHAPTER 4: RESULTS, ANALYSIS & DISCUSSIONS

4.1	Brent Kung Adder (BKA) Design	38
4.2	BKA Waveform Simulation Result	41

4.2.1	8 bit BKA	41
4.2.2	16 bit BKA	43
4.2.3	32 bit BKA	44
4.3	BKA Timing Analysis Result	46
4.4	Kogge Stone Adder (KSA) design	48
4.5	KSA Waveform Simulation Result	49
4.5.1	8 bit KSA	49
4.5.2	16 bit KSA	50
4.5.3	32 bit KSA	52
4.6	KSA Timing Analysis Result	53
4.7	Results Discussion	55
4.8	BKA & KSA Results Comparisons	56
4.8.1	Area Comparison	57
4.8.2	Computational Speed Comparison	58
CHAPTER 5:	CONCLUSIONS & RECOMMENDATIONS	
5.1	Conclusions	59
5.2	Recommendations	60
REFERENCES		62
APPENDICES		
	Appendix A1	65
	Appendix A2	67

Appendix A3	69
Appendix B1	73
Appendix B2	75
Appendix B3	78
Appendix C1	83
Appendix C2	86
Appendix D1	91
Appendix D2	95

LIST OF TABLES

Table		Page
Table 2.1:	Half Adder Truth Table	9
Table 2.2:	Full Adder Truth Table	12
Table 4.1:	BKA Number of “o” Operators and Stages	39
Table 4.2:	KSA Number of “o” Operators and Stages	48

LIST OF FIGURES

Figure		Page
Figure 2.1:	Half Adder Logic Symbol	6
Figure 2.2:	Half Adder Logic Diagram	8
Figure 2.3:	Full Adder Structure	10
Figure 2.4:	Full Adder Logic Diagram	11
Figure 2.5:	Ripple Carry Adder (RCA) Structure	13
Figure 2.6:	Resulting bits in RCA	14
Figure 2.7:	4-bit Carry Look-Ahead Adder Logic Diagram	15
Figure 2.8:	PPA Structured Diagram	17
Figure 2.9:	Carry Operator, “o” Functions in Prefix Adder	18
Figure 2.10:	PG Block Logic Gate Level	20
Figure 2.11:	FCO Block Logic Gate Level	21
Figure 2.12:	PPC Block Logic Gate Level	22
Figure 2.13:	PPS Block Logic Gate Level	22
Figure 2.14:	BKA 16 bit Structure	24
Figure 2.15:	KSA 16 bit Structure	25
Figure 3.1:	Project Flow Chart	30
Figure 3.2:	System Design Flow Chart	31
Figure 4.1:	8 bit BKA RTL Diagram	40
Figure 4.2:	8 bit BKA Functional Waveform Result	41
Figure 4.3:	16 bit BKA Functional Waveform Result	43

Figure 4.4:	32 bit BKA Functional Waveform Result	44
Figure 4.5:	8 bit BKA Timing Analysis	46
Figure 4.6:	16 bit BKA Timing Analysis	46
Figure 4.7:	32 bit BKA Timing Analysis	47
Figure 4.8:	Time Propagation Delay (ns) versus BKA Bit Size	47
Figure 4.9:	8 bit KSA RTL diagram	48
Figure 4.10:	8 bit KSA Functional Waveform Result	49
Figure 4.11:	16 bit KSA Functional Waveform Result	51
Figure 4.12:	32 bit KSA Functional Waveform Result	52
Figure 4.13:	8 bit KSA Timing Analysis	54
Figure 4.14:	16 bit KSA Timing Analysis	54
Figure 4.15:	32 bit KSA Timing Analysis	54
Figure 4.16:	Time Propagation Delay (ns) versus KSA Bit Size	55
Figure 4.17:	Number of FCO Blocks versus Bit Size for BKA and KSA	57
Figure 4.18:	Time Propagation Delay (ns) versus Bit Size for BKA and KSA	59

LIST OF ABBREVIATIONS

PPA	-	Parallel Prefix Adder
BKA	-	Brent Kung Adder
KSA	-	Kogge Stone Adder
VHSIC	-	Very High Speed Integrated Circuit
VHDL	-	VHSIC Hardware Description Language
t_{pd}	-	Time Propagation Delay
x	-	Input bits
y	-	Input bits
s	-	Sum
c_{in}	-	Carry in
c_{out}	-	Carry out
RCA	-	Ripple Carry Adder
CLA	-	Carry Look-Ahead Adder
PFA	-	Partial Full Adder
VLSI	-	Very Large Scale Integration
g	-	Generates function
p	-	Propagate function
o	-	Carry Operator
n	-	number of bits
MSB	-	Most Significant Bit
LSB	-	Less Significant Bit
PG	-	Propagate-Generate function

FCO	-	Fundamental Carry Operator
PPC	-	Parallel Prefix Carry
PPS	-	Parallel Prefix Sum
SPICE	-	Simulation Program with Integrated Circuit Emphasis
RTL	-	Register Transfer Level
FPGA	-	Field-Programmable Gate Array
CPLD	-	Complex Programmable Logic Devices

CHAPTER 1

INTRODUCTION

1.1 Project Overview

This project is a research of two common adders of Parallel Prefix Adder (PPA) type, the Brent Kung Adder (BKA) and Kogge Stone Adder (KSA). BKA and KSA are chosen because these two adders are the most common adders being used in the electronic industry at the moment. The research is done by comparing the two PPAs based on their performances. The performances mentioned here are the speed and the area (cost) of the adders. The comparison is conducted for 8 bits, 16 bits and 32 bits for both PPAs.

Before comparing these two PPAs, the PPAs need to be designed first. PPAs can be designed by using PSpice or Quartus II software. The software Quartus II is chosen because it has designing files, Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL) source file and other necessary files that can be used for the execution of the designed PPAs. The Quartus II software also comes with interactive tutorials to help its users to understand better. This project uses the Quartus II Version 9.0sp2 Web Edition.

This project will provide solid proof of the capabilities of BKA and KSA in terms of time delay, area and number of bits. The increase in area design will increase the cost price. Meanwhile, time delay plays a role in instancing the output. The shorter the time delays, the faster the output will be produced. From the proofs proven in this thesis, we will know which PPA is better in terms of performance, speed and cost.

1.2 Problem Statement

One problem that exists in this project is to find the differences between BKA and KSA in terms of area size for different number of bits. Although both are PPA that performs the same functions, these adders have differences between them. After conducting this project, the differences between BKA and KSA can be known. Another problem in this project is requirement to find which PPA is better in terms of time propagation delay (t_{pd}) with different numbers of bits. By conducting this project, it is interesting to see which PPA can perform better in terms of bits addition.

1.3 Project Objectives

The main objectives of this project are;

- i) To design BKA and KSA using design software
- ii) To simulate BKA and KSA with 8 bits, 16 bits and 32 bits by using Quartus II 9.0 SP2 Web Edition

- iii) To compare the performance of both PPAs based on their speed
- iv) To compare the performance of both PPAs based on their area (cost)

1.4 Project Scope

By considering the problem statement and objectives of this project, the scope of this project are to understand, design and compare the performance of both BKA and KSA. The specification of this project can be divided into three parts as follows:

- i) Study and understand the basic principle of BKA and KSA
- ii) Design the PPAs by using Quartus II software and simulate using the same software
- iii) Describe the design and measurements obtained
- iv) Compare the performances between BKA and KSA in terms of area and computational speed

1.5 Project Report Outline

This project has 5 main chapters. Chapter 1, which corresponds to this introduction, provides project overview, project scope and objectives of the project. The project overview gives a brief idea of what the project is really about. Project scope is mainly about the scope of work to be done in this project. The objectives are the main purposes why this project is conducted.

Chapter 2 of this thesis is the Literature Review. This chapter discusses about the basic idea of PPA. This chapter also explains how does PPA function based on its algorithm. The design for BKA and KSA will be shown here. This is followed by the discussion on the thoughts of previous researchers of PPA.

Chapter 3 is the Methodology this project. This chapter discusses the methods used to conduct this project which comprises of designing the PPAs and obtaining the simulation results. This chapter also describes the methods used to analyze and compare between the BKA and KSA. Basically it gives a more detailed outlook on how the project was done.

Chapter 4 is the Results, Analysis and Discussions. This chapter shows the results obtained from the project. Results are shown in tables, graphs and calculations. The results obtained here are derived from the predefined in Chapter 3, which is the methodology. The results will be analyze and discuss in this chapter. Discussion is done by translating the results into more understandable conclusions. Explanations on the result outcome will also be given in this chapter.

Chapter 5 is the Conclusion and Recommendations. This chapter summarizes all of the work that has been done. This chapter summarizes the conclusions and give some suggestions or recommendations for further works. All appendices are included at the end of the report, following the list of references.

CHAPTER 2

LITERATURE REVIEW

2.1 Introduction

This project entitled a comparison of Parallel Prefix Adder (PPA). Comparison is defined as examining people or things for similarities and differences between them [1]. In the case for this project, the Brent Kung Adder (BKA) and Kogge Stone Adder (KSA) are the ones to be examined. Any similarities and differences between them will be discussed in this thesis. The PPA is a type of adder which performs data addition arithmetic at high speed. Parallel in this project's context means relating at a certain distance apart. Prefix on the other hand means arranging something in advance. Hence, the title parallel prefix adder mainly means an adder that arranges the output data in advance but relates them at a certain distance. Details on this type of adder will be further discussed in the following sections.

Arithmetic operations are used in all computers, calculators, mobile telephone and other various types of technology devices. That is why there is an increasing need of faster and higher performance adder in the technology world. The basic function of an adder is to sum up two or more different input bits in digital

electronics. The most basic arithmetic that can be done by an adder is the addition of two binary bits [2]. Equations (2.1), (2.2), (2.3) and (2.4) are four most basic binary arithmetic operations that can be performed by an adder.

$$0 + 0 = 0 \quad (2.1)$$

$$1 + 0 = 1 \quad (2.2)$$

$$0 + 1 = 1 \quad (2.3)$$

$$1 + 1 = 10 \quad (2.4)$$

2.2 Half Adder

The four outputs from the basic binary arithmetic operations shown in Equations (2.1) – (2.4) are basically the outcome of a half adder. Half adder produces sum-bit and carry-bit by adding two bits of input binary data as shown in the Figure 2.1 [3]. The output expression of the half adder is expressed in Equations (2.5) and (2.6) where s is sum-bit, c_{out} is carry-bit and both x and y are data input bits.




Figure 2.1: Half Adder Logic Symbol

$$s = x \oplus y \quad (2.5)$$

$$c_{out} = x \cdot y \quad (2.6)$$

From Equations (2.5) and (2.6), we can see that the sum-bit of a half adder is the same as the product of an XOR gate for two input binary bits. On the other hand, the carry-bit is the same as the product of an AND gate for two input binary bits. Hence, the half adder logic diagram is shown in Figure 2.2 in gate logic form.




Figure 2.2: Half Adder Logic Diagram

When both data input bits, x and y are 0, the output bits, s and c_{out} are also 0. The sum output, s is 1 if the input variables, x and y are not equal. Output carry bit, c_{out} however is 0. When both input data bits are 1, the sum bit will be 0, meanwhile the output carry bit, c_{out} is 1. Table 2.1 shows the truth table for half adder.