

Technological University Dublin ARROW@TU Dublin

Conference papers

School of Electrical and Electronic Engineering

2013

# Reduction of Circulating Current Flow in Parallel Operation of APF Based on Hysteresis Current Control

Shafiuzzaman K. Khadem Technological University Dublin

Malabika Basu Technological University Dublin, mbasu@tudublin.ie

Michael Conlon Technological University Dublin, michael.conlon@tudublin.ie

Follow this and additional works at: https://arrow.tudublin.ie/engscheleart

Part of the Electrical and Electronics Commons

# **Recommended Citation**

Khadem, S.K.; Basu, M.; Conlon, M.F., "Reduction of circulating current flow in parallel operation of APF based on hysteresis current control," Power Engineering Conference (UPEC), 2013 48th International Universities', vol., no., pp.1,6, 2-5 Sept. 2013 doi: 10.1109/UPEC.2013.6715013

This Conference Paper is brought to you for free and open access by the School of Electrical and Electronic Engineering at ARROW@TU Dublin. It has been accepted for inclusion in Conference papers by an authorized administrator of ARROW@TU Dublin. For more information, please contact yvonne.desmond@tudublin.ie, arrow.admin@tudublin.ie, brian.widdis@tudublin.ie.



This work is licensed under a Creative Commons Attribution-Noncommercial-Share Alike 3.0 License



# Reduction of circulating current flow in parallel operation of APF based on hysteresis current control

Shafiuzzaman K Khadem Member IEEE School of Electrical & Electronic Engineering, Dublin Institute of Technology, Ireland E-mail: skkhadem@gmail.com Malabika Basu Member IEEE School of Electrical & Electronic Engineering, Dublin Institute of Technology, Ireland E-mail: malabika.basu@dit.ie Michael F Conlon Member IEEE School of Electrical & Electronic Engineering, Dublin Institute of Technology, Ireland E-mail: michael.conlon@dit.ie

Abstract- Capacity enhancement and operation flexibility are two of the important limitations of the centralized Shunt Active Power Filter (APF<sub>sh</sub>) unit. This can be overcome by multiple and parallel APF<sub>sh</sub> units (in distributed mode) with a common DC link. In that case, a circulating current (CC) can flow. In the case of a hysteresis current controller based multiple APF<sub>sh</sub> units in load sharing mode, this CC control is not yet achieved. One of the difficulties of this CC flow control or reduction is the variable switching frequency of the APF<sub>sh</sub> units. In this paper, the model for CC flow is derived by the switching dynamics study of the APF<sub>sh</sub> units. Detailed simulation and real time study show that the reduction of CC flow can be achieved at an acceptable level by proper selection of design parameters.

*Index Terms*-- Active Power Filter, Power Quality, Zerosequence circulating current, hysteresis control, Capacity enhancement

# I. INTRODUCTION

The power quality, at all time, is a matter of concern where a number of non-linear, harmonics producing and sophisticated loads are connected in a electrical distribution network. In that case APF<sub>sh</sub> is finding greater applications for power quality (PQ) improvement in the distributed network. In high power applications, the filtering task cannot be performed for the whole spectrum of harmonics by using a single converter due to the limitations on switching frequency and power rating of the semiconductor devices. Therefore, compensating the non-active components to improve the power quality of the distributed network as well as to avoid the large capacity centralised APFsh, parallel operation of multiple low power APF<sub>sh</sub> units are increasing. Different controlling mechanism and topologies are available in handling the difficulties of parallel operation of APF<sub>sh</sub> either in active load sharing or distributed mode. A detailed technical review on parallel operation of APF<sub>sh</sub> for current and voltage harmonic compensation in a distributed generation (DG) network have been done in [1,2] where the pros and cons of the different control methods have been discussed. For these cases, there is no physical/electrical link between the APF<sub>sh</sub> units. The system components and cost can be reduced by maintaining a common DC link back-toback connection between the APF<sub>sh</sub> units [3]. But it then raises the control complexity by introducing the zerosequence circulating current (ZSCC) flow within the APF<sub>sh</sub> units [4,5].

Most of the control methods for the reduction of ZSCC discussed in the literature are mainly for PWM based multiple inverter or rectifier units [6-10]. Very few of the articles show the ZSCC reduction for the parallel operation of APF<sub>sh</sub> units [11]. None of these discuss the ZSCC flow issues and control method for the parallel operation of Converter/APF<sub>sh</sub> based on hysteresis control. Therefore, an attempt has been made here to discuss the issues related to hysteresis control.

#### II. WORKING PRINCIPLE

According to the working principle of an APF<sub>sh</sub> unit in parallel to the load to compensate the reactive and harmonic current, there are two possible modes of operation: capacitive mode (where the current flows from the capacitor) and inductive mode (the current flows towards the capacitor). When multiple APF units work in a current sharing mode, there could be four possible modes of operation: (i) capacitive-capacitive, (ii) inductive-inductive, (iii) capacitiveinductive and (iv) inductive-capacitive. As an example, Fig 1 shows a single line diagram of a 3-phase system where  $i_{cc}$ represents the circulating current flow between the APF units. In the case of a 3-phase system this circulating current flow exists as a zero sequence harmonics in the zero sequence current flow when a circulating loop is created within the APF<sub>sh</sub> units and hence it is termed zero sequence circualting current (ZSCC) flow. In general these harmonics are (3+n\*6) order, where n = 0, 1, 2...

#### III. MODEL FOR ZSCC FLOW

For simplicity, derivation of ZSCC flow has been carried out on a per phase basis. Fig 2 shows the possible mode of operation between the APF<sub>sh</sub> units where *sh-i* and *sh-c* represent the inductive and capacitive mode respectively. If there is a difference in any of the parameters, such as switching frequency, interfacing inductor, hysteresis band (in hysteresis current controller) then the APF<sub>sh</sub> units can operate in inductive-capacitive or capacitive-inductive mode. In these cases, ZSCC will flow and these are reflected in Fig 2 (f, h).

From Fig 2 (a and b), during the capacitive mode, the current flow can be obtained as;

$$\frac{di_{sh-c}}{dt} = \frac{v_{sh-c} - v_{pcc}}{L_{sh1}||L_{sh2}} \tag{1}$$



Fig 1: Single line diagram of a 3ph 2 units  $\mbox{APF}_{\mbox{sh}}$  with common DC-link presenting CC flow



Fig 2: Possible mode of operation between two  $\mbox{APF}_{\mbox{sh}}$  units to calculate circulating current

while  $v_{sh-c1} = \delta_1 v_{dc} = v_{sh-c2} = (1 - \delta_2) v_{dc} = v_{sh-c}$ ; here  $\delta$  is the ducy cycle, i.e, the ac voltages of the APF<sub>sh</sub> units are equal.

Similarly, Fig 2 (c and d) shows that when both the APF units work in inductive mode during its switching cycle, the resulting current flows can be found as;

$$\frac{di_{sh-i}}{dt} = -\frac{v_{sh-i} + v_{pcc}}{L_{sh1}||L_{sh2}}$$
(2)  
while  $v_{sh} = -\frac{1}{L_{sh1}} + \frac{1}{L_{sh2}} = v_{sh} = -\frac{1}{L_{sh2}} + \frac{1}{L_{sh2}} +$ 

while  $v_{sh-i1} = (1 - \delta_1)v_{dc} = v_{sh-i2} = \delta_2 v_{dc} = v_{sh-i}$ ; From Fig 2 (e and f), the circulating current flow in

capacitive-inductive mode can be obtained as;  

$$\frac{di_{cc-c}}{dt} = \frac{v_{cc-c}}{L_{sh1} + L_{sh2}} = \frac{v_{sh-c1} - v_{sh-i2}}{L_{sh1} + L_{sh2}} = \frac{(\delta_1 - \delta_2)v_{dc}}{L_{sh1} + L_{sh2}}$$
(3)  
while  $v_{sh-c1} > v_{sh-i2}$ 

Similarly, the circulating current flow for inductivecapacitive mode is;

$$\frac{di_{cc-i}}{dt} = \frac{v_{cc-i}}{L_{sh1} + L_{sh2}} = \frac{v_{sh-i1} - v_{sh-c2}}{L_{sh1} + L_{sh2}} = -\frac{(\delta_1 - \delta_2)v_{dc}}{L_{sh1} + L_{sh2}}$$
(4)

while  $v_{sh-i1} > v_{sh-c2}$ 



Therefore, in general, the equation for the ZSCC flow can be written as;

 $\frac{di_{cc}}{dt} = \frac{\delta_{cc} v_{dc}}{L_{sh1} + L_{sh2}}$ (5) where  $\delta_{cc} = \delta_1 - \delta_2$  for capacitive mode and  $\delta_{cc} = \delta_2 - \delta_1$ for inductive mode.

The possible maximum value for CC can be obtained as;  $I_{cc-max} = \frac{V_{dc}}{L_{sh1} + L_{sh2}}$ (6)

For 3-phase system, the ZSCC can be found as;

$$ZSCC = i_{sh1-zs} \sim i_{sh2-zs} \tag{7}$$

where  $i_{sh1-zs}$  and  $i_{sh2-zs}$  are the zero sequence component of the APF<sub>sh</sub> units.

This is also confirmed in [11] for APF<sub>sh</sub> topology analysis based on a parallel interleaved inverter. It is also similar to the rectifier analysis in [6]. In most of the research articles, derivation or ZSCC cancellation has been carried out for two inverters or APF<sub>sh</sub> units [7-11]. Moreover, the control methods discussed in the literature are mainly for PWM based control system. None of them discuss the CC flow issues for the parallel operation of APFs based on hysteresis control. Therefore, an attempt has been made here to discuss the issues related to hysteresis control.

# IV. CONTROL ISSUES FOR THE ZSCC FLOW

There are mainly two ways to eliminate or reduce the ZSCC flow: (i) breaking the route of CC flow by introducing physical devices such as an isolation transformer or common mode inductor or (ii) by proper control methods. From the derivation of ZSCC flow it is found that the CC value depends on (i) the duty cycle ( $\delta$ ) or switching frequency  $(f_{sw})$ , DC link voltage  $(V_{dc})$  and the interfacing inductor  $(L_{sh})$ of the APF units. Therefore, some design consideration should be made to reduce the CC flow. The design options that can be implemented to reduce the CC flow are;

i. Decrease the  $V_{dc}$ : According to the design criteria of single/3-phase APF<sub>sh</sub> system there is a minimum value of  $V_{dc}$ that has to be maintained to compensate the reactive and harmonic current.

ii. As the  $\delta = \frac{\tau}{\tau} = \tau f_{sw}$ , reduce the  $f_{sw}$  and decreasing the difference between the  $f_{sw}$  or  $\delta$  will reduce CC flow.

iii. Reduced  $f_{sw}$  will further increase the  $L_{sh}$  (in the case of hysteresis current control) and it will then in turn reduce the circulating current flow. But increased  $L_{sh}$  will reduce the VAR rating of APF<sub>sh</sub>.

It is also clear from the derivation that the CC flow does not directly depend on the compensating current rating of the APF<sub>sh</sub> units. Therefore, once the current or VAR rating of APF<sub>sh</sub> is fixed, the design components  $(f_{sw} \text{ and } L_{sh})$  should be chosen in such a way so that the  $L_{sh}$  is possibly high and the  $f_{sw}$  difference between the APF<sub>sh</sub> units are as low as possible. In that case, introducing the common mode inductor in the APF<sub>sh</sub> units can be a better choice. Implementation of a CC control method in the APFsh control strategy will further

reduce the CC flow. But it will then increase the control complexity.

# V. SELECTION OF CONTROL METHOD FOR $APF_{SH}$ UNITS

With the control issues of the CC flow in mind, selection of a control strategy for the APF<sub>sh</sub> units should be made. Different control strategies for parallel operation of multiple APF units were reviewed [1,2]. In general, control can be based on active current sharing where the compensating power/current can be divided equally or up to the compensating capacity of the APF units. Another prominent control is droop control where information exchange between the APF<sub>sh</sub> units is not required. For simplicity, a current sharing (power splitting) method based on hysteresis current control has been chosen for the remainder of the analysis.

# VI. SIMULATION STUDY

In depth information on parallel operation of multiple APF<sub>sh</sub> based on hysteresis current controller is not yet available, especially in the case of ZSCC flow. Therefore, in the present work, the objective is to reduce the ZSCC flow based on the design parameter selection. Two units of  $APF_{sh}$ have been modelled here to operate in power sharing mode. In terms of sharing following proportions have been chosen:

(A)  $I_{APFsh1} = I_{APFsh2} = 0.5 * I_{lgh-max}$  and  $I_{lgh-max} =$ 100A; each APF<sub>sh</sub> compensates half of the load reactive and harmonic components.

(B)  $I_{APFsh1} = 0.6 * I_{lqh-max}$ ;  $I_{APFsh2} = 0.4 * I_{lqh-max}$ ; and  $I_{lgh-max} = 100A$ 

(C) 
$$I_{APFsh1} = 0.6 * I_{lqh-max}$$
;  $I_{APFsh2} = 0.4 * I_{lqh-max}$ ; and  $I_{lqh-max} = 200A$ 

In the case of a hysteresis current control based APF<sub>sh</sub>, according to the selection of design parameters described in [12,13] and the control issues of CC flow, the CC flow can be reduced by the proper selection of the design components including  $f_{sw}$ ,  $L_{sh}$ , h and  $V_{dc}$ . As the  $V_{dc}$  is fixed, variation of other components has been made here to analyze the reduction of CC flow. Results and discussion are given below.

Table 1 shows the parameters that have been considered for the proportion (A), as mentioned above. Corresponding results have been given in Fig 3 and discussed below.

Fig 3 shows the performance study of the two  $APF_{sh}$  units in power sharing mode for the cases (A1 - A5) where each of the units compensates half of the load reactive and harmonic components. For the cases (A1-A3), the switching frequency of both units was equal and the variations have been made for  $L_{sh}$  and h. Cases A1 and A2 show that the possible CC flow can be zero when  $L_{sh1} = L_{sh2}$  and h1 = h2, i.e, both the APF<sub>sh</sub> units are identical. Although the rating and  $f_{sw}$  of each unit are the same, ZSCC can flow as shown in case A3. This happens due to the difference in design parameters  $L_{sh}$  and h. Cases A4 and A5 shows the results for different  $f_{sw}$ ,  $L_{sh}$  and h. For both the cases, ZSCC flows. A comparison with A3, A4 and A5, A5 shows better results in

the reduction of ZSCC flow. It is due to the higher values of  $L_{sh}$  and lower values of h, though the  $f_{sw}$  is different.

A: $I_{APFsh1} = I_{APFsh2} = 0.5 * I_{lqh-max}$ AND $I_{lqh-max} = 100A$						
Frequency	Cases	L <sub>sh1</sub> / L <sub>sh2</sub>	h1 / h2	THD@Ipcc		
(kHz)		(mH)	(A)	(%)		
$f_{sw1} = 17.3$	A1	0.625 / 0.625	5 / 5	2.57		
$f_{sw2} = 17.3$	A2	1.25 / 1.25	2.5 / 2.5	2.02		
	A3	1.25 / 0.625	2.5 / 5	1.74		
$f_{sw1} = 17.3$	A4	1.25 / 1.25	2.5 / 3.75	1.67		
$f_{sw2} = 11.6$	A5	1.25 / 1.875	2.5 / 2.5	2.35		
$f_{sw1} = 13.0$	A6	1.67 / 0.625	2.5 / 5	2.88		
$f_{sw2} = 11.6$	A7	1.67 / 1.25	2.5 / 3.75	2.82		
	A8	1.67 / 1.875	2.5 / 2.5	3.76		

TABLE1  $A = I_{ADD,AD} = 0.5 * I_{ADD,ADD} = 100$ 

Tables 2 and 3 show the parameters for the cases B and C where the sharing proportion is different than that for A. For both the cases, values of  $L_{sh}$  are kept low whereas the values for *h* are high. In both cases,  $f_{sw}$  are the same. And the same components has been chosen for C where the compensating current is two times higher than that of case B.

Fig 4 shows the performances for the cases of C and D in terms of ZSCC flow. In both cases, ZSCC flow is the same even though for case D,  $APF_{sh}$  units are compensating higher current than that of C. These results indicate that the ZSCC flow does not depends on the amount of compensating current. These ZSCC flows are higher than that for A and this is due to the lower values of  $L_{sh}$ .

TABLE 2	2
---------	---

C: $I_{APFsh1} = 0.6 * I_{lqh-max}$ ; $I_{APFsh2} = 0.4 * I_{lqh-max}$ ; $I_{lqh-max} = 100A$						
Frequency	Cases	$L_{sh1}$ / $L_{sh2}$	H1 / h2	$THD@I_{pcc}$		
(kHz)		(mH)	(A)	(%)		
$f_{sw1} = 17.3$	C1	0.625 / 0.625	5 / 5	2.65		
$f_{sw2} = 17.3$						

D: $I_{APFsh1} = 0.6 * I_{lqh-max}$ ; $I_{APFsh2} = 0.4 * I_{lqh-max}$ ; $I_{lqh-max} = 200A$					
Frequency (kHz)	Cases	$L_{sh1}$ / $L_{sh2}$ (mH)	H1 / h2 (A)	$\begin{array}{c} THD@I_{pcc} \\ (\%) \end{array}$	
$f_{sw1} = 17.3$ $f_{sw2} = 17.3$	D1	0.625 / 0.625	5 / 5	2.12	

TABLE 3

Finally, a comparison has been made for the ZSCC between the (A3 - A5) and (A6 - A8) cases, as shown in Fig 5. For A3, the  $f_{sw}$  is the same for both APF<sub>sh</sub> units, whereas for A4 and A5 it is different. But the values of  $L_{sh}$  are comparatively higher for A5. Therefore, within A3 to A5, the ZSCC flow is comparatively lower in the case of A5, as shown in Fig 5(a).

For the cases A6 - A8, the switching frequency  $(f_{sw1})$  of APF<sub>sh1</sub> is reduced and therefore the value of  $L_{sh}$  increases. At the same time, the frequency difference between APF<sub>sh</sub> units are also reduced. The performance of the APF<sub>sh</sub> units in terms of ZSCC flow for these cases is reflected in Fig 5(b). This shows that ZSCC flow can further be reduced by reducing the  $f_{sw}$  (to increase the value of  $L_{sh}$ ) and the difference between

the  $f_{sw}$  of the APF<sub>sh</sub> units. The reduction of zero sequence harmonics content for the cases (A6 - A8) are also shown in Fig 6 where it shows that the magnitude of zero sequence harmonics is reduced gradually for the cases from A6 to A8. This also confirms the outcome as shown in Fig 5.



Fig 3: Performance of  $\mbox{APF}_{sh}$  for the cases (A1 - A5) and the corresponding CC flow





Fig 6: FFT analysis for the cases (a) A6, (b) A7 and (c) A8.

But it also has to be kept in mind that increasing  $L_{sh}$  could increase the THD at the PCC, as given in Table 1. Therefore, in terms of design criteria for the selection of APF<sub>sh</sub> units to

place in multiple units with common DC link system, one should consider the higher values of  $L_{sh}$  and lower the difference between  $f_{sw}$  of the APF<sub>sh</sub> units with care about THD.

# VII. REAL-TIME PERFORMANCE STUDY

With the advancement of technology, real-time performance of any system can be observed using a real-time simulator. Instead of developing the complete actual system at full capacity, either the controller/system can be modelled in software or can be built in hardware or can be a combination of both. In real-time simulation, the accuracy of the computations depends upon the precise dynamic representation of the system and the processing time to produce the results [14].

An electrical power system including 2 units of  $APF_{sh}$  has been modelled in MATLAB using RT-LAB (real-time simulation) tools to observe the performance in the real-time environment. The system is then tested in SIL (Software-in-Loop; both the controller and the plant can be simulated in real-time in the same simulator) with the hardware synchronization mode which is similar to hardware-in-loop (HIL) test. Fig 7 shows the real-time simulation structure in a SIL configuration used to develop the real-time environment by OPAL-RT. With the combination of MATLAB SPS (Sim Power System) from MATHWORKS and the RT-LAB toolbox from OPAL-RT, the real-time model of the power system and controller is developed for the real-time simulator.



Fig 7: Real-time simulation structure in SIL configuration with hardware synchronization mode

Fig 8 shows the ZSCC flow for these (A6 - A8) cases and it clearly depicts the gradual reduction of ZSCC from A6 to A8. It is also clear from Fig 8 that a considerable amount of ZSCC can be reduced by proper selection of design parameters for the  $APF_{sh}$  units to operate in load sharing mode. Thus it validates the simulation and ZSCC flow study.



# VIII. CONCLUSION

In the case of a hysteresis current controller based multiple APF<sub>sh</sub> units in load sharing mode, the ZSCC flow control is not yet achieved. One of the difficulties of this CC flow control or reduction is the variable switching frequency of the APF<sub>sh</sub> units. In this paper, the simulation and real time study show the impact of design parameter selection for the APF<sub>sh</sub> units on the reduction of ZSCC. By proper selection of design parameters, this CC flow can be reduced in an acceptable level. It can be concluded that engineer should consider the higher values of  $L_{sh}$  and lower the difference between  $f_{sw}$  of the APF<sub>sh</sub> units with care about the THD limit.

#### REFERENCES

- [1] S. K. Khadem, M. Basu and M. F. Conlon, "A review of parallel operation of active power filters in the distributed generation system," Power Electronics and Applications (EPE 2011), Proceedings of the 2011-14th European Conference on , vol., no., pp.1-10, Aug. 30 2011-Sept. 1 2011
- [2] S. K. Khadem, M. Basu and M. F. Conlon, "Parallel Operation of Inverters and Active Power Filters in Distributed Generation System - a Review", Renewable and Sustainable Energy Reviews, vol.15, 2011, pp. 5155–5168
- [3] H Akagi and K Nabae, Control strategy of active power filters using multiple voltage source PWM converters, IEEE Trans. Ind. Appl. 1(3)
   ... (1985), pp. 460–466
- [4] L Asiminoaei, E Aeloiza, J Kim, P H Enjeti, F Blaabjerg, L Moran, S Sul, Parallel Interleaved Inverters for Reactive Power and Harmonic Compensation, PESC, (2006), pp.1-7
- [5] L Asiminoaei, C. Lascu, Performance Improvement of Shunt Active Power Filter With Dual Parallel Topology, IEEE Trans Power Electronics 22(1) (2007), pp. 247-259
- [6] Z Ye, D Boroyevich, J Y Choi and F C Lee, Control of circulating current in parallel three-phase boost rectifiers, IEEE APEC (2000), pp. 506–512.
- [7] Chen, T P, Circulating zero-sequence current control of parallel threephase inverters, Electric Power Applications, vol.153, no.2, pp. 282-288, 2006
- [8] C T Pan and Y H Liao, Modeling and coordinate control of circulating currents in parallel three-phase boost rectifiers, IEEE Trans. Ind. Electron. 54(2) (2007), pp. 825–838
- [9] Ching-Tsai Pan, Yi-Hung Liao, Modeling and Coordinate Control of Circulating Currents in Parallel Three-Phase Boost Rectifiers, IEEE Trans Ind Elec, vol.54, no.2, pp.825-838, 2007
- [10] T P Chen, Zero-Sequence Circulating Current Reduction Method for Parallel HEPWM Inverters Between AC Bus and DC Bus, IEEE Trans IE, vol.59(1), pp.290-300, 2012
- [11] L Asiminoaei, E Aeloiza, P Enjeti, F Blaabjerg, Shunt Active-Power-Filter Topology Based on Parallel Interleaved Inverters, IEEE Trans IE, vol.55(3), pp.1175-1189, 2008
- [12] S K Khadem, M Basu and M F Conlon, Harmonic Power Compensation Capacity of Shunt APF and its Relationship to Design Parameters, IET Power Electronics, 2013 in press.
- [13] M K Mishra, K Karthikeyan, An investigation on design and switching dynamics of voltage source inverter to compensate unbalanced and non-linear loads, IEEE Trans. Ind Electron, Vol. 56 (8), 2009, pp 2802 - 2810
- [14] P Venne, J N Paquin, J Bélanger, The What, Where and Why of Real-Time Simulation, PES general meeting, 2010, pp. 37 - 49