

Document details

< Back to results | 1 of 1

Export Download Print E-mail Save to PDF Add to List More... >

[Full Text](#) View at Publisher

IEICE Transactions on Information and Systems
Volume E100D, Issue 10, October 2017, Pages 2478-2492

The performance evaluation of a 3D torus network using partial link-sharing method in NoC router buffer (Article)

Fukase, N.^a, Miura, Y.^a, Watanabe, S.^a, Rahman, M.M.H.^b

^aGraduate School of Technology, Shonan Institute of Technology, SIT, Fujisawa-shi, Japan

^bDept. of Computer Science, KICT, International Islamic University, Malaysia

Abstract

[View references \(20\)](#)

The high performance network-on-chip (NoC) router using minimal hardware resources to minimize the layout area is very essential for NoC design. In this paper, we have proposed a memory sharing method of a wormhole routed NoC architecture to alleviate the area overhead of a NoC router. In the proposed method, a memory is shared by multiple physical links by using a multi-port memory. In this paper, we have proposed a partial link-sharing method and evaluated the communication performance using the proposed method. It is revealed that the resulted communication performance by the proposed methods is higher than that of the conventional method, and the progress ratio of the 3D-torus network is higher than that of 2D-torus network. It is shown that the improvement of communication performance using partial link sharing method is achieved with slightly increase of hardware cost. Copyright © 2017 The Institute of Electronics, Information and Communication Engineers.

Author keywords

Interconnection network Multiport memory Network-on-chip (NoC) Router

Indexed keywords

Engineering controlled terms: Hardware Interconnection networks (circuit switching) Routers Servers

Compendex keywords Communication performance Conventional methods Hardware resources
High performance networks Multi-port memory Network-on-chip(NoC)
NoC architectures Torus networks

Engineering main heading: Network-on-chip

Funding details

Funding number	Funding sponsor	Acronym	Funding opportunities
----------------	-----------------	---------	-----------------------

JP17K00087

Funding text

A part of this research was supported by JSPS KAKENHI Grant Number JP17K00087.

ISSN: 09168532
CODEN: ITISE

DOI: 10.1587/transinf.2017EDP7031
Document Type: Article

Metrics

0 Citations in Scopus
0 Field-Weighted Citation Impact



PlumX Metrics

Usage, Captures, Mentions, Social Media and Citations beyond Scopus.

Cited by 0 documents

Inform me when this document is cited in Scopus:

[Set citation alert >](#)

[Set citation feed >](#)

Related documents

The performance evaluation of link-sharing method of buffer in NoC router

Fukase, N. , Miura, Y. , Watanabe, S. (2013) *Proceedings - 2013 1st International Symposium on Computing and Networking, CANDAR 2013*

The proposal of partial sharing for link-sharing method of buffer in NoC router

Fukase, N. , Miura, Y. , Watanabe, S. (2015) *Proceedings - 2014 2nd International Symposium on Computing and Networking, CANDAR 2014*

The performance evaluation of 3D torus using link-sharing method in NoC router

Fukase, N. , Miura, Y. , Watanabe, S. (2016) *2016 IEEE International Conference on Consumer Electronics*

All [Export](#) [Print](#) [E-mail](#) [Save to PDF](#) [Create bibliography](#)

- 1 Kumar, A., Kundu, P., Singh, A.P., Peh, L.-S., Jha, N.K.
A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS

(2007) *2007 IEEE International Conference on Computer Design, ICCD 2007*, art. no. 4601881, pp. 63-70. Cited 191 times.
ISBN: 1424412587; 978-142441258-7
doi: 10.1109/ICCD.2007.4601881

[View at Publisher](#)

- 2 Frazier, Gregory L., Tamir, Yuval
Design and implementation of a multi-queue buffer for VLSI communication switches

(1989) *Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors*, pp. 466-471. Cited 32 times.

[View at Publisher](#)

- 3 Tamir, Y., Frazier, G.L.
Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches

(1992) *IEEE Transactions on Computers*, 41 (6), pp. 725-737. Cited 126 times.
doi: 10.1109/12.144624

[View at Publisher](#)

- 4 Ahmadinia, A., Shahrabi, A.
A highly adaptive and efficient router architecture for network-on-chip

(2011) *Computer Journal*, 54 (8), pp. 1295-1307. Cited 4 times.
doi: 10.1093/comjnl/bxq098

[View at Publisher](#)

- 5 Ramanujam, R.S., Soteriou, V., Lin, B., Peh, L.-S.
Extending the effective throughput of NoCs with distributed shared-buffer routers

(2011) *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 30 (4), art. no. 5737868, pp. 548-561. Cited 13 times.
doi: 10.1109/TCAD.2011.2110550

[View at Publisher](#)

- 6 Fukase, N., Miura, Y., Watanabe, S.
Link-sharing method of buffer in direct-connection network

(2011) *IEEE Pacific RIM Conference on Communications, Computers, and Signal Processing - Proceedings*, art. no. 6032894, pp. 208-213. Cited 4 times.
ISBN: 978-145770251-8
doi: 10.1109/PACRIM.2011.6032894

[View at Publisher](#)

- 7 Fukase, N., Miura, Y., Watanabe, S.
The hardware cost reduction method of control circuit for link-sharing method of buffer in noc router
(2013) *2013 RISP International Workshop on Nonlinear Circuits Communications and Signal Processing*. Cited 2 times.

Find more related documents in Scopus based on:

[Authors >](#) [Keywords >](#)

8 Fukase, N., Miura, Y., Watanabe, S.
The proposal of link-sharing method of buffer in noc router: Implementation and communication performance
(2014) *Journal of Basic and Applied Physics*. Cited 3 times.

9 Fukase, N., Miura, Y., Watanabe, S.
Link-sharing method of buffer in router circuit of direct-connection network
(2012) *IEEJ Transactions on Electronics, Information and Systems*, 132 (10), pp. 1675-1688+18. Cited 3 times.
https://www.jstage.jst.go.jp/article/ieejieiss/132/10/132_1675/_pdf
doi: 10.1541/ieejieiss.132.1675

View at Publisher

10 Fukase, N., Miura, Y., Watanabe, S., Rahman, M.M.H.
The proposal of partial sharing for link-sharing method of buffer in NoC router
(2014) *Proceedings - 2014 2nd International Symposium on Computing and Networking, CANDAR 2014*, art. no. 7052248, pp. 567-571. Cited 2 times.
ISBN: 978-147994152-0
doi: 10.1109/CANDAR.2014.64

View at Publisher

11 Fukase, N., Miura, Y., Watanabe, S., Rahman, M.M.H.
The performance evaluation of link-sharing method of buffer in NoC router
(2013) *Proceedings - 2013 1st International Symposium on Computing and Networking, CANDAR 2013*, art. no. 6726963, pp. 567-571. Cited 3 times.
ISBN: 978-147992795-1
doi: 10.1109/CANDAR.2013.101

View at Publisher

12 Fukase, N., Miura, Y., Watanabe, S., Rahman, M.M.H.
The performance evaluation of 3d torus of link-sharing method in noc router
(2016) *FIIS 16*, pp. 1-9.

13 Golden, Michael, Partovi, Hamid
500 MHz, write-bypassed, 88-entry, 90-bit register file
(1999) *IEEE Symposium on VLSI Circuits, Digest of Technical Papers*, pp. 105-108. Cited 20 times.

View at Publisher

14 Mattausch, H.J., Kishi, K., Gyohten, T.
Area-efficient multi-port SRAMs for on-chip data-storage with high random-access bandwidth and large storage capacity
(2001) *IEICE Transactions on Electronics*, E84-C (3), pp. 410-417. Cited 18 times.
<http://www.jstage.jst.go.jp/browse/>

15 Dally, W.J.
Virtual-Channel Flow Control
(1992) *IEEE Transactions on Parallel and Distributed Systems*, 3 (2), pp. 194-205. Cited 829 times.
doi: 10.1109/71.127260

View at Publisher

□ 16 Ni, L.M., McKinley, P.K.
A survey of wormhole routing techniques in direct networks
(1993) *Proc. IEEE*, 81 (2), pp. 62-76. Cited 10 times.

□ 17 Fleury, E., Fraigniaud, P.
A general theory for deadlock avoidance in wormhole-routed networks
(1998) *IEEE Transactions on Parallel and Distributed Systems*, 9 (7), pp. 626-638. Cited 48 times.
doi: 10.1109/71.707539

[View at Publisher](#)

□ 18 Dally, W.J., Towles, B.
Principles and practices of interconnection networks
(2004) *Morgan Kaufmann*. Cited 36 times.

□ 19 Miura, Y., Kaneko, M., Rahman, M.M.H., Watanabe, S.
Adaptive routing algorithms and implementation for tesh network
(2013) *Communications and Network (CN)*, 5 (1), pp. 34-49. Cited 3 times.

□ 20 Duato, J.
A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks
(1993) *IEEE Transactions on Parallel and Distributed Systems*, 4 (12), pp. 1320-1331. Cited 517 times.
doi: 10.1109/71.250114

[View at Publisher](#)

© Copyright 2017 Elsevier B.V., All rights reserved.

[< Back to results](#) | 1 of 1

[^ Top of page](#)

About Scopus

[What is Scopus](#)
[Content coverage](#)
[Scopus blog](#)
[Scopus API](#)
[Privacy matters](#)

Language

[日本語に切り替える](#)
[切换到简体中文](#)
[切换到繁體中文](#)
[Русский язык](#)

Customer Service

[Help](#)
[Contact us](#)

ELSEVIER

[Terms and conditions](#) [Privacy policy](#)

Copyright © 2018 Elsevier B.V. All rights reserved. Scopus® is a registered trademark of Elsevier B.V.

Cookies are set by this site. To decline them or learn more, visit our [Cookies page](#).

 RELX Group™