

Document details

Back to results | 1 of 1





[Full Text](#) | [View at Publisher](#) | [Export](#) | [Download](#) | [Add to List](#) | [More...](#) ▾

2016 IEEE International Conference on Consumer Electronics-Taiwan, ICCE-TW 2016

25 July 2016, Article number 7521020

3rd IEEE International Conference on Consumer Electronics-Taiwan, ICCE-TW 2016; National Chi Nan University (NCNU); Hall 1 and 3, College of Science and Technology No.1, Daxue (University) Rd., Puli Township Nantou County; Taiwan; 27 May 2016 through 30 May 2016; Category number CFP16B07-ART; Code 123016

The performance evaluation of 3D torus using link-sharing method in NoC router (Conference Paper)

 Fukase, N.^a , Miura, Y.^a , Watanabe, S.^a , Hafizur Rahman, M.M.^b 
^a Shonan Institute of Technology, 1-1-25 Tsujido-Nishi-Katagan Fujisawa, Kanazawa, Japan^b Dept. of Computer Science, KICT, International Islamic University, Malaysia

Abstract

[View references \(6\)](#)

In spite of much advancement in network-on-chip (NoC), area overhead further need to be explored and improved. Thus, a high performance router using minimum hardware circuits will not only reduce cost but also minimize the layout area. In this paper, we have proposed a memory sharing method, where a memory is shared by several physical links by using a multi-port memory. To show the superiority of the proposed link sharing method over the traditional method, we have evaluated the communication performance of a 3D torus network and compare it with different block size. It is shown that the communication performance by link-sharing method outperformed the traditional method. © 2016 IEEE.

Author keywords

Interconnection Network; Multi-Port Memory; Network-on-Chip (NoC); Router

Indexed keywords

Engineering controlled terms: Consumer electronics; Interconnection networks (circuit switching); Network-on-chip; Servers

Area overhead; Communication performance; Hardware circuits; High performance routers; Memory-sharing; Multi-port memory; Network-on-chip(NoC); Torus networks

Engineering main heading: Routers

ISBN: 978-150902073-7 Source Type: Conference Proceeding Original language: English

DOI: 10.1109/ICCE-TW2016.7521020 Document Type: Conference Paper

Sponsors: Bureau of Foreign Trade, Ministry of Economic Affairs, IEEE Consumer Electronics Society/ET Taipei Local Network, Ministry of Science and Technology Publisher: Institute of Electrical and Electronics Engineers Inc.

References (6)

[View in search results format](#)
[All](#) | [Export](#) | [Print](#) | [E-mail](#) | [Create bibliography](#)

Cited by 0 documents

Inform me when this document is cited in Scopus:

[Set citation alert](#) | [Set citation feed](#)

Related documents

The proposal of partial sharing for link-sharing method of buffer in NoC router

Fukase, N., Miura, Y., Watanabe, S. (2015) Proceedings - 2014 2nd International Symposium on Computing and Networking, CANDAR 2014

The performance evaluation of link-sharing method of buffer in NoC router

Fukase, N., Miura, Y., Watanabe, S. (2013) Proceedings - 2013 1st International Symposium on Computing and Networking, CANDAR 2013

Link-sharing method of buffer in router circuit of direct-connection network

Fukase, N., Miura, Y., Watanabe, S. (2012) IEEE J Transactions on Electronics, Information and Systems

[View all related documents based on references](#)

Find more related documents in Scopus based on:

[Authors](#) | [Keywords](#)