

Inkjet-Printed Silver Gate Electrode and Organic Dielectric Materials for Bottom-Gate Pentacene Thin-Film Transistors

Jinwoo KIM, Junhee CHO, Seungjun CHUNG, Jeonghun KWAK, Changhee LEE and Yongtaek HONG*
Department of Electrical Engineering and Computer Science, Seoul National University, Seoul 151-744

Jang-Joo KIM

Department of Materials Science and Engineering, Seoul National University, Seoul 151-744

(Received 24 January 2008)

An inkjet-printed silver electrode and a spin-coated cross-linked poly(4-vinylphenol)(PVP) dielectric layer were used as a gate electrode and a gate insulator for a bottom-gate pentacene thin-film transistor (TFT), respectively. The printing and the curing conditions of the printed silver electrode were optimized and tested on various substrates, such as glass, silicon, silicon dioxide, polyethersulfone, polyethyleneterephthalate, polyimide and polyarylate, to produce a good sheet resistance of $0.2 \sim 0.4 \Omega/\square$ and a good surface roughness of 2.38 nm in RMS value and 20.14 nm in peak-to-valley (P2V) value, which are very similar to those of conventionally-sputtered indium-tin-oxide (ITO) or thermally-evaporated silver electrodes. The coated PVP layer of metal/PVP/metal devices showed a good insulation property of 10.4 nA/cm^2 at 0.5 MV/cm. The PVP layer further reduced the surface roughness of the gate electrode to provide a good interface to the pentacene layer. The pentacene TFT with a structure of glass/printed silver/PVP/pentacene/Au showed a good saturation region mobility of $0.13 \text{ cm}^2/\text{Vs}$ and a good on/off ratio of larger than 10^5 , which are similar to the performance of a pentacene TFT with a conventional ITO gate electrode.

PACS numbers: 85.30.Tv, 85.65.+h

Keywords: Printed silver, Pentacene, OTFT, Bottom-gate, PVP

I. INTRODUCTION

Today, there are increasing demands for low-cost, rugged, thinner, lighter, bendable and/or possibly disposable electronic devices and circuits, which typically require development of low-cost, low-temperature fabrication processes that are compatible with flexible plastic substrates. Among many process methods, solution-based printing is one of the most promising ways to fabricate electronics at a very low cost and low temperature. Therefore, many researchers have studied materials and printing methods of solution-processable electrodes, insulators and semiconductors for all-printable thin-film transistors (TFTs) and TFT-based electronics applications [1–5].

Although many research groups have reported inkjet-based printable TFT results, the printed electrodes were used as gate electrodes in top-gate TFT structures [1,4,6–8] or as source/drain electrodes in bottom-gate TFT structures having conventionally deposited and photolithographically patterned gate electrodes [9, 10] be-

cause the surface roughness of an inkjet-printed layer is generally too rough to be used for a gate electrode in the bottom-gate TFT structure [2, 6]. However, if the printing conditions are carefully optimized and/or a planarization gate insulator is used, a good TFT performance can be obtained from the bottom-gate TFT structure. All-printed bottom-gate TFTs having inkjet-printed gold gate electrodes have been reported and have shown a mobility of $0.002 \text{ cm}^2/\text{Vs}$ [11]. In this case, a laser-based selective sintering method was used to improve the surface roughness of the gold electrode.

In this paper, we report a bottom-gate pentacene TFT fabricated on a glass substrate, which has an inkjet-printed silver gate electrode and a spin-coated cross-linked poly(4-vinylphenol)(PVP) gate insulator. With optimized jetting and thermal sintering conditions, the printed silver electrodes showed high conductivity and low surface roughness, which are key properties required for a good gate electrode in a bottom-gate TFT structure. The fabricated device showed a good performance that is comparable with that of the conventional TFT with an indium-tin-oxide (ITO) gate electrode [12,13].

*E-mail: yongtaek@snu.ac.kr; Fax: +82-2-872-9714




Fig. 1. (a) Top and (b) cross-sectional views of the fabricated bottom-gate pentacene TFT.

II. EXPERIMENTS

We fabricated bottom-gate pentacene TFTs with the printed silver gate electrodes on glass substrates. First, bare glass substrates were cleaned by using a standard solvent cleaning process (acetone, isopropylalcohol and deionized water sequentially in an ultrasonic bath). On the substrate, silver gate electrodes were printed and annealed at 150 °C for 30 minutes in an oven under an atmospheric environment. The thickness of the gate electrode was about 250 nm. Silver ink from INKTEC corp. (TEC-IJ-010) and an inkjet printer from DIMATIX corp. (DMP-2800 series) were used. After the gate electrode was formed, a PVP solution was spin-coated at 500 rpm for 5 seconds and then at 4000 rpm for 35 seconds and it was thermally cross-linked at temperatures of 100 °C for 10 minutes and then 200 °C for 10 minutes in an oven. The thickness of the PVP gate insulator was about 700 nm. The PVP solution was prepared by using the following procedure: 15 wt% of PVP and 3 wt% of poly (melamine-co-formaldehyde) as a cross-linking agent (CLA) were dissolved in propylene glycol monomethyl ether acetate (PGMEA). The solution was stirred using a magnetic spin bar at room temperature for 24 hours in air. PVP, CLA and PGMEA were purchased from Sigma-Aldrich Co. On the cross-linked PVP gate insulator, a pentacene active layer was thermally evaporated in a vacuum chamber at a pressure of 3×10^{-6} Torr at room temperature and a deposition rate of 0.5 Å/s. Finally, gold source/drain electrodes were thermally deposited without breaking the vacuum, with the same conditions as those for the pentacene evaporation, but with a deposition rate of 1.0 Å/s. The thicknesses




Fig. 2. Measured average sheet resistance of the printed silver electrodes on various substrates.

of the pentacene and the gold electrodes were 60 and 80 nm, respectively. The gate width (W) and length (L) of the fabricated TFT were 1000 and 40 μm , respectively, which were defined by the shadow masks for pentacene and the source/drain electrodes, respectively. Figure 1 shows optical microscope and cross-sectional images of the bottom-gate TFT with the printed silver gate electrode.

To characterize the PVP insulation layer, metal/insulator/metal (MIM) capacitor structures were also fabricated on the same substrate, under the same conditions used for the pentacene TFT. The MIM capacitor of printed silver/PVP/gold had an area of 2 mm^2 . We also fabricated a pentacene thin-film transistor with an ITO gate as a reference device. In this device, 150-nm-thick ITO-gate pre-patterned glass substrates were used. The device structure and the process conditions were the same as those for the TFTs with the printed silver gate, except for the thickness of the gate insulator, which was about 800 nm.

The transfer and the output characteristics of the fabricated TFTs and the capacitance-voltage (C - V) characteristics of the MIM capacitors were measured using a HP 4155C semiconductor parameter analyzer and a HP 4284 precision LCR meter, respectively. The thicknesses of the metal and the organic layers were measured using a TENCOR Alpha-step 500 system. The surface roughness of each layer and the grain size of the pentacene active layer were measured using an atomic force microscope (AFM). The scan area was $8 \times 8 \mu\text{m}^2$ for metal layers, $10 \times 10 \mu\text{m}^2$ for the PVP layer and $4 \times 4 \mu\text{m}^2$ for the pentacene layer. The contact mode was used for metal layers and the non-contact mode was used for organic layers to prevent the surface from scratching during the scanning process. All measurements were performed at room temperature in air.

III. RESULTS AND DISCUSSION

Figure 2 shows the sheet resistance of the printed silver electrodes on various substrates, such as silicon, silicon oxide, polyarylate, polyethersulfone (PES),




Fig. 3. Surface roughness of (a) ITO and (b) printed silver electrodes before and after PVP was coated.

Table 1. Peak-to-valley (P2V) and root-mean-square (RMS) values of the measured surface roughness.

	P2V (nm)		RMS (nm)		Thickness (nm)	
	Before	After	Before	After		
ITO	20.91	12.87	1.80	1.49	150	700
Printed Silver	20.14	10.77	2.38	1.57	250	700
Evaporated Silver	19.90	N/A	2.25	N/A	200	N/A

polyethyleneterephthalate (PET) and polyimide (PI). The thicknesses of the printed silver electrodes were 200 – 300 nm. The sheet resistance was measured for silver electrodes with widths of 0.5 – 1 mm by using a two-probe method. The average values of the measured sheet resistance were 0.2 – 0.4 Ω/\square , as shown in Figure 2. This value is similar to that of the vacuum-deposited silver electrodes. The measurement error was within $\pm 10\%$.

Figure 3 shows the surface roughness of ITO and printed silver electrodes before and after the PVP layer was coated. The root-mean-square (RMS) and the peak-to-valley (P2V) values of the surface roughness are summarized in Table 1. The surface roughness data for the thermally evaporated silver electrode are also included for comparison. The surface roughness of the printed silver electrode was as good as that of the ITO and the thermally-evaporated silver electrodes. The P2V and the RMS values were further reduced from about 20 and 2 nm to about 10 and 1.5 nm, respectively, after the PVP layer was coated on both the ITO and the printed silver electrodes. The PVP gate insulator can behave as




Fig. 4. I-V and C-V characteristics of printed silver/PVP/gold and ITO/PVP/gold structures.

a good planarization layer and will improve the surface roughness of the channel area, leading to an improvement in the TFT electrical performance because it is well known that the surface roughness of the gate insulator in the channel area is closely related to the charge transport in TFTs [14,15]. The properties of the PVP gate insulator were also analyzed by measuring the leakage current and the high-frequency (1 kHz) capacitance of the printed silver/PVP/gold and ITO/PVP/gold MIM structures, where the thicknesses of the PVP were 700 and 800 nm, respectively. Unit area capacitances of 6.2 and 5.3 nF/cm² and leakage currents of 10.4 and 7.9 nA/cm² at 0.5 MV/cm were obtained for the former and the latter device, respectively.




Fig. 5. (a) Normalized transfer curves for a TFT with printed silver and ITO gate and (b) output characteristic of a TFT with a printed silver gate.

Figure 5 shows saturation region transfer and output characteristics for the bottom-gate pentacene TFT with inkjet-printed silver gate. The saturation region transfer curve of our ITO gate reference device is also included. The channel length and width of the TFTs in both cases were $40 \mu\text{m}$ and $1000 \mu\text{m}$, respectively. To compare the performances of both TFTs, we normalized the drain current by considering the measured unit-area gate dielectric capacitance (C_i) and the W/L of the TFTs. We extracted a field-effect mobility of $0.13 \text{ cm}^2/\text{Vs}$, a threshold voltage of -6.5 V and an on/off current ratio of about 10^5 for the printed silver gate TFT. Our reference device showed a field-effect mobility of $0.14 \text{ cm}^2/\text{Vs}$, a threshold voltage of -7.4 V and an on/off current ratio of greater than 10^4 . This device performance is comparable with the reported values for pentacene TFTs with ITO gates [12,13,16]. The on/off current ratio increases by one order of magnitude when both TFTs are operated in their linear region ($V_{\text{DS}} = -5 \text{ V}$), which is not shown in this paper. It is noted that based on the very similar TFT performances, the PVP organic insulator provides consistent surface and interface properties for the following pentacene layers for both ITO and printed silver gate electrodes. In addition to the surface and interface properties of the gate insulator, grain formation and the size




Fig. 6. AFM images of pentacene on (a) printed silver/PVP and (b) ITO/PVP structures.

of the pentacene layer are also important in improving TFT performances [13,16,17]. Therefore, we measured the grain sizes of the pentacene active layers for both devices. Figure 6 shows AFM images of the pentacene active layers, where grains are clearly observed. The sizes of the grains were $1 - 2 \mu\text{m}$ for both devices, which is similar to previously reported values for pentacene TFTs with conventional ITO gate electrodes and PVP dielectric layers [16]. It is expected that when the pentacene layer is deposited at higher temperatures, the grain size will increase, resulting in a better TFT performance [12].

IV. CONCLUSIONS

We successfully fabricated a bottom-gate pentacene TFT with a printed silver gate electrode. The smooth surface of the printed silver gate electrode and the good insulation and planarization properties of the PVP gate insulator produced good TFT performances. This result shows that the printed silver electrode works well as a bottom-gate electrode, which enables low-cost, low-temperature, and maskless processes for TFT fabrication. We believe that the printing process of the PVP gate insulator and the solution process of the semiconducting layer are optimized, a high performance all-

printed bottom-gate TFT with a silver gate electrode can be obtained for printable electronics applications.

ACKNOWLEDGMENTS

This work was supported by "SystemIC2010" project of Korea Ministry of Knowledge Economy and by the Seoul R&BD Program (CRO70048).

REFERENCES

- [1] H. Sirringhaus, T. Kawase, R. H. Friend, T. Shimoda, M. Inbasekaran, W. Wu and E. P. Woo, *Science*, **290**, 2123 (2000).
- [2] M. Yamaguchi, A. Yamamoto and Y. Masuda, *J. Korean Phys. Soc.* **51**, 747 (2007).
- [3] S. P. Speakman, G. G. Rozenberg, K. J. Clay, W. I. Milne, A. Ille, I. A. Gardner, E. Bresler and J. H. G. Steinke, *Org. Electron.* **2**, 65 (2001).
- [4] T. Kawase, S. Moriya, C. J. Newsome and T. Shimoda, *Jpn. J. Appl. Phys.* **44**, 3649 (2005).
- [5] S. J. Hong, J. W. Choi and J. I. Han, *J. Korean Phys. Soc.* **53**, 2508 (2008).
- [6] D. M. Russell, T. Kugler, C. J. Newsome, S. P. Li, M. Ishida and T. Shimoda, *Synth. Met.* **156**, 769 (2006).
- [7] T. Kawase, T. Shimoda, C. Newsome, H. Sirringhaus and R. H. Friend, *Thin Solid Films*, **438**, 279 (2003).
- [8] Y. Y. Noh, X. Cheng, H. Sirringhaus, J. I. Sohn, M. E. Welland and D. J. Kang, *Appl. Phys. Lett.* **91**, 043109 (2007).
- [9] F. Xue, Z. Liu, Y. Su and K. Varshneyan, *Microelectron. Eng.* **83**, 298 (2006).
- [10] C. M. Hong and S. Wagner, *IEEE Electron Device Lett.* **21**, 384 (2000).
- [11] S. H. Ko, H. Pan, C. P. Grigoropoulos, C. K. Luscombe, J. M. J. Fréchet and D. Poulikakos, *Nanotechnology* **18**, 345202 (2007).
- [12] D. H. Lee, G. W. Hyung, Y. K. Kim and S. W. Pyo, *J. Korean Phys. Soc.* **49**, 1111 (2006).
- [13] H. Y. Cheng, C. C. Lee, T. S. Hu and J. C. Ho, *J. Korean Phys. Soc.* **48**, 115 (2006).
- [14] F. C. Chen, C. S. Chuang, Y. S. Lin, L. J. Kung, T. H. Chen and H. P. D. Shieh, *Org. Electron.* **7**, 435 (2006).
- [15] H. F. Meng, C. C. Liu, C. J. Jiang, Y. L. Yeh, S. F. Horng and C. S. Hsu, *Appl. Phys. Lett.* **89**, 243503 (2006).
- [16] G. W. Kang, K. M. Park, J. H. Song, C. H. Lee and D. H. Hwang, *Curr. Appl. Phys.* **5**, 297 (2005).
- [17] C. Kim and D. Jeon, *J. Korean Phys. Soc.* **53**, 1464 (2008).