# Wideband 0.18µm CMOS VCO Using Active Inductor with Negative Resistance

Grzegorz Szczepkowski\*, Gerard Baldwin<sup>†</sup>, Ronan Farrell<sup>††</sup>
Center for Telecommunications Value Chain Research
Institute of Microelectronics and Wireless Systems
National University of Ireland, Maynooth, Co Kildare
Email: \*gszczepkowski@eeng.nuim.ie, <sup>†</sup>gbaldwin@eeng.nuim.ie, <sup>††</sup>rfarrell@eeng.nuim.ie

Abstract—This paper presents a wideband voltage controlled oscillator topology based on an active inductor generating negative resistance. The proposed architecture covers a frequency band between 1.325 GHz - 2.15 GHz with average in-band phase noise of  $-86~\mathrm{dBc/Hz}$  at 1 MHz offset from the carrier frequency. Power consumption of the oscillator core is 28 mW from a 1.8 V supply. The circuit has been simulated in Eldo RF (Design Architect IC, Mentor Graphics) using UMC 0.18  $\mu\mathrm{m}$  1P6M Salicide RF CMOS model libraries.

### I. INTRODUCTION

In recent years, the design of voltage controlled oscillators has become the subject of extensive research. Due to increasing demands for reconfigurable communication systems such as software defined radio (SDR), new wideband VCO architectures are required. Existing CMOS LC VCO topologies, despite their popularity, suffer from a relatively narrow tuning range, the use of nonlinear varactors, a relatively large die area and low Q factor values.

Among many existing methods, oscillator tuning range may be maximized using active inductors (gyrators) in place of passive counterparts [2]–[7]. In addition, as no bulky spiral inductors are employed, the overall required die area is reduced. Further size reduction may be achieved if negative resistance is generated by the same gyrator circuit, eliminating the requirement for an additional energy restorer. This approach, previously proposed in GaAs MESFET technology [3] has not been extensively explored in CMOS technology as yet.

The paper presents a new, small signal model of a CMOS active inductor, showing that for certain conditions a negative resistance generation is possible. In comparison with simulation results, the proposed inductor model is very accurate, achieving an average mismatch less than 10% for all considered parameter values. Based on this, a novel, wideband voltage controlled oscillator architecture is proposed and results from a circuit simulation are presented.

# II. ACTIVE INDUCTOR WITH NEGATIVE RESISTANCE

A simple grounded active inductor with resistive feedback [1], [2], [5] is shown on Fig. 1. The feedback resistance  $R_f$  increases Q factor of the presented topology [1] and sets the inductance value [2] . All previously published CMOS oscillators utilizing this type of gyrator, employ an additional energy restorer to cancel resonant tank losses. Under certain conditions, however, the presented gyrator introduces a negative resistance at the input. In this section, the new, small signal model of the active inductor is proposed (Fig. 2), giving a practical insight into the negative resistance generation mechanism.

In order to simplify the small signal analysis, the bulk and corresponding source leads are connected and both transistors are considered to be the same. Thus small signal model parameters are equal:  $C_{in1} = C_{in2} = C_{in}$ ,  $C_{out1} = C_{out2} = C_{out}$  and




Fig. 1. Simple grounded active inductor with resistive feedback.

 $C_{gd1} = C_{gd2} = C_{gd}$ . Both  $C_{in}$  and  $C_{out}$  represent an approximation of a more complex capacitance structure in four terminal transistor model. The rest of the parameters are typical MOS components: gate to drain capacitances, output conductances  $g_{out1}$ ,  $g_{out2}$  and transconductances  $g_{m1}$ ,  $g_{m2}$ . Both transistors are biased using ideal current sources.

Implementing a node voltage analysis using the above assumptions, the input impedance  $Z_{in}(s)$  of the circuit from Fig.2, can be derived

$$Z_{in}(s) = \frac{a_2s^2 + a_1s + a_0}{b_3s^3 + b_2s^2 + b_1s + b_0}$$
(1)

where all coefficients  $a_n$  and  $b_m$  are given in Table I. Substituting  $s = j\omega$  in (1) and grouping terms:

$$Z_{in}(j\omega) = \frac{a_0 - a_2\omega^2 + ja_1\omega}{b_0 + b_2\omega^2 + j(b_1\omega - b_3\omega^3)}$$
(2)

$$= \operatorname{Re}(Z_{in}) + j\operatorname{Im}(Z_{in}) \tag{3}$$

where:

$$\operatorname{Re}(Z_{in}) = \frac{(a_0 - a_2 \omega^2) (b_0 - b_2 \omega^2) + a_1 \omega (b_1 \omega - b_3 \omega^3)}{(b_0 - b_2 \omega^2)^2 + (b_1 \omega - b_3 \omega^3)^2}$$
(4)

and

$$\operatorname{Im}(Z_{in}) = \frac{a_1 \omega \left(b_0 - b_2 \omega^2\right) - \left(a_0 - a_2 \omega^2\right) \left(b_1 \omega - b_3 \omega^3\right)}{\left(b_0 - b_2 \omega^2\right)^2 + \left(b_1 \omega - b_3 \omega^3\right)^2}$$
 (5)

If (4) and (5) satisfy following inequalities

$$\operatorname{Re}(Z_{in}) < 0$$
 and  $\operatorname{Im}(Z_{in}) > 0$  (6)

the input impedance of a gyrator becomes equivalent to a negative resistance and an inductive reactance connected in series. For a given transistor size, equations (4) and (5) are both functions of the feedback resistance  $R_f$ , the signal frequency and the biasing




Fig. 2. Proposed small signal model.

TABLE I
INPUT IMPEDANCE COEFFICIENTS

$a_2$	$R_f\left(C_{gd}+C_{in} ight)\left(C_{gd}+C_{out} ight)$				
$a_1$	$R_f g_{out1} \left( C_{gd} + C_{in} \right) + 2C_{gd} + C_{in} + C_{out}$				
$a_0$	Sout1				
<i>b</i> <sub>3</sub>	$R_f \left[ 2C_{gd}^2 \left( C_{in} + C_{out} \right) + C_{in}^2 \left( C_{gd} + C_{out} \right) + \right.$				
	$+C_{out}^2\left(C_{gd}+C_{in}\right)+4C_{gd}C_{in}C_{out}\right]$				
	$R_f \left[ C_{gd} \left( g_{m1} \left( C_{gd} + C_{in} \right) + g_{m2} \left( C_{gd} + C_{out} \right) \right) + \right]$				
$b_2$	$+g_{out1}\left(C_{gd}C_{in}+\left(C_{gd}+C_{in}\right)\left(C_{gd}+C_{in}+C_{out}\right)\right)+$				
	$+ g_{out2} \left( C_{gd} + C_{in} \right) \left( C_{gd} + C_{out} \right) \bigg] +$				
	$+3\left(C_{gd}C_{in}+C_{in}C_{out}+C_{gd}C_{out}\right)+$				
	$+C_{gd}^{2}+C_{in}^{2}+C_{out}^{2}$				
	$R_f g_{out1} \left[ g_{out2} \left( C_{gd} + C_{in} \right) + g_{m2} C_{gd} \right] +$				
$b_1$	$+ g_{m1} \left(C_{gd} + C_{in}\right) + g_{m2} \left(C_{gd} + C_{out}\right) +$				
	$+ g_{out1} \left( C_{gd} + 2C_{in} + C_{out} \right)$				
	$+g_{out2}\left(2C_{gd}+C_{in}+C_{out}\right)$				
$b_0$	$g_{out1}g_{out2} + g_{m1}g_{m2} + g_{out1}g_{m2}$				

conditions. The following analysis of the small signal model shows that requirement (6) can be fullfilled over a relatively wide band of frequencies.

## III. MODEL ANALYSIS

For the frequency analysis two different cases have been considered: a changing value of the feedback resistor  $R_f$  and varying bias conditions of the one of transistors.

In the first case, transistors have been biased with the same current value, equalizing the following model parameters:  $g_{m1} = g_{m2} = g_m$  and  $g_{out1} = g_{out2} = g_{out}$ . The feedback resistance  $R_f$  and frequency values have been swept between  $1 \text{ k}\Omega - 10 \text{ k}\Omega$  and 0.5 GHz – 5 GHz respectively. Based on this, Fig. 3 and Fig. 4 present the calculated input resistance and reactance in comparison with the simulation results from Eldo RF. It can be seen that for a given W/L and  $g_m$ , negative resistance and inductive reactance have been generated within a wide frequency band, for all considered  $R_f$  values. For instance, for  $R_f = 4 \text{ k}\Omega$  negative resistance is observed between 1.3 GHz and 4 GHz but in the same time inductive reactance is present between 1 GHz and 3 GHz. Thus, the practical




Fig. 3. Input resistance as a function of  $R_f$  and frequency.




Fig. 4. Input reactance as a function of  $R_f$  and frequency.

range of signal frequencies is limited only to 1.3 GHz – 3 GHz. For higher frequencies, the inductor reaches its self resonance frequency (inversely proportional to  $R_f$  value [2]). Because of the relatively large  $R_f$  values necessary to obtain negative resistance (in this case, a few times larger than the output resistance of MOS transistor), the inductor tuning method presented in [2] may be difficult to implement in practice.

In the second case, for constant  $R_f$  and biasing current of  $M_2$ , the drain current of  $M_1$  is varied and corresponding NMOS conductances are no longer equal i.e.:  $g_{m1} \neq g_{m2}$ ,  $g_{out1} \neq g_{out2}$ . Fig. 5 and Fig. 6 show input resistance and reactance respectively, for  $R_f = 4 \text{ k}\Omega$ . All curves have been calculated and measured for three different values of  $M_1$  drain current  $I_{D1}$ : 1.4 mA, 1.9 mA and 2.4 mA. It is shown that for constant W/L,  $R_f$  and  $M_2$  drain current, inductor impedance is adjusted by  $I_{D1}$ . The negative resistance is still available at the input, as long as requirement (6) is fulfilled for the given  $R_f$  value. In both cases the obtainable series negative resistance values are very high  $(100 \Omega - 600 \Omega$ , peak) and sufficient to cancel any resonant




Fig. 7. Proposed VCO architecture.




Fig. 5. Input resistance as a function of  $g_{m1}$ ,  $g_{out1}$  and frequency.




Fig. 6. Input reactance as a function of  $g_{m1}$ ,  $g_{out1}$  and frequency.

tank losses. The observed inductance values (around 3 nH to 12 nH) are also typical for RF oscillators. These features show that a new CMOS VCO architecture, consisting of only an active inductor and a fixed capacitor, is possible.

# IV. OSCILLATOR DESIGN

Fig. 7 depicts the proposed VCO topology using an active inductor with negative resistance. A differential architecture has been chosen

due to its ability to minimize even harmonics in the oscillator output signal. The circuit consists of two identical active inductors connected through the tank capacitance. In practice, a single capacitor may be used, however due to a non-reciprocal model, it has been replaced by two identical capacitors connected in series. The signal from the VCO is extracted through source followers which provide a high impedance load to the core. The buffers have been biased separately from the core to ensure a constant quiescent point for both amplifiers, independent of biasing conditions of the tank. Oscillator tuning is achieved by adjusting the gate voltage of both NMOS current sources. Since oscillations have been observed for gate voltages between 520 mV and 900 mV (380 mV span), the presented tuning method results in a very large oscillator gain,  $K_{VCO} = 2171 \text{ MHz/V}$ . To minimize gain, a subtracting amplifier has been applied. By adjusting the feedback resistor values and reference voltage, the tuning voltage range can be scaled up from 0 V to 1.8 V ( $K_{VCO} = -458.3$  MHz/V, amplifier inversion).

In comparison with the theoretical analysis, nonideal current sources have increased inductance and decreased the self resonance frequency. To overcome this,  $M_2$  transistors have been made larger than  $M_1$  and the feedback resistance  $R_f$  value has been reduced. The body effect causes deviations between the results of the small signal analysis and the Eldo RF simulations. However, the circuit behavior and all qualitative results of the theoretical analysis are still valid.

# V. SIMULATION RESULTS


This section presents results of VCO circuit simulations, using both Eldo RF steady state analysis of autonomous circuits (SST Oscill) and steady state noise analysis (SST Noise). The following plots depict the oscillator tuning curve (Fig. 8), the estimated output power together with the phase noise level (Fig. 9) and the calculated differential output spectrum (Fig. 10). All presented results have been obtained for a differential load of 50  $\Omega$  and  $V_{DD}=1.8$  V. The phase noise level has been estimated at 1 MHz offset from the oscillation frequency. During all simulations, DC power consumption of the oscillator core has not exceeded 28 mW.

A wide frequency band of 825 MHz has been covered with good linearity of the tuning curve (Fig. 8), especially in comparison with other typical varactor-tuned oscillators. Average signal power and phase noise level values of -12 dBm and -86 dBc/Hz (1 MHz offset)

have been achieved respectively (Fig. 9). In addition, the harmonic balance simulation (carried out for 6 harmonics), shows that the differential output signal consists of odd harmonics only (Fig. 10). Thus, simple filtering may be applied to achieve the wanted spectrum shape. Table II presents comparison between previously published active inductor CMOS VCOs and this design. While presenting a poorer tuning range than other circuits, a typical performance for active inductor oscillators has been achieved without the use of an additional energy restorer.

TABLE II COMPARISON OF VARIOUS ACTIVE INDUCTOR CMOS VCO

Publication	[4]	[5]	[2]	This work		
Technology	0.35μm CMOS	0.25μm CMOS	0.18μm SiCMOS	0.18μm CMOS		
Frequency [GHz]	1.1 – 2.1	0.8 – 3	0.5 – 2	1.325 - 2.150		
Tuning range	62.5%	115%	85.7%	47.5%		
Phase noise [dBc/Hz]	-88*	-91**	-78**	-86**		
Output power [dBm]	_	_	-29 to -20	−16 to −9		
Additional energy restorer	Yes	Yes	Yes	No		
* - at 600kHz frequency offset; ** - at 1MHz frequency offset						



VCO tuning curve.




Fig. 9. Output power and phase noise.




Fig. 10. Spectrum of the differential output signal.

## VI. CONCLUSION

In this paper we have presented a novel CMOS VCO architecture that achieves a wideband performance without the use of an additional energy restorer. A highly accurate small signal model of the active inductor has been proposed, providing a practical insight into the negative resistance generation mechanism in a simple CMOS gyrator. While the overall performance has yet to achieve that required for existing wireless telecommunication systems, this new architecture offers a novel approach for subsequent development.

### ACKNOWLEDGMENTS

This work has been carried out as the part of Science Foundation Ireland supported Center for Telecommunications Value Chain Research at the Institute of Microelectronics and Wireless Systems, National University of Ireland, Maynooth, Co. Kildare.

## REFERENCES

- [1] C. Hsiao, C. Kuo, C. Ho, Y. Chan, "Improved Quality-Factor of 0.18μm CMOS Active Inductor by a Feedback Resistance Design", IEEE Microwave and Wireless Components Letters, vol.12, pp. 467-469, December 2002
- [2] R. Mukhopadhyay, Y. Park, J. S. Lee, J. D. Cressler, J. Laskar, "Reconfigurable RFICs for frequency-agile VCOs in Si-based technology for multistandard applications", 2004 IEEE MTT-S International Microwave Symposium Digest, vol.3, pp. 1489-1492, 6-11 June 2004.
  [3] H. Hayashi, M. Maraguchi, "A Novel Broad-Band MMIC VCO Using
- Active Inductor", Journal of Analog Integrated Circuits and Signal Processing, vol.20, pp. 103-109, August 1999.
- [4] T. Y. K. Lin, A. Payne, "Design of a low-voltage, low-power, wide-tuning integrated oscillator", ISCAS 2000, IEEE International Symposium on Circuits and Systems, vol.5, pp. 629-632, 28-31 May 2000.
- [5] M. Wu, J. Yang, C. Lee, "A constant power consumption CMOS LC oscillator using improved high-Q active inductor with wide tuning range", MWSCAS'04, The 47th Midwest Symposium on Circuits and Systems, vol.3, pp. 347-350, 25-28 July 2004.
- [6] Y. Wu, M. Ismail, H. Olsson, "CMOS VHF/RF CCO based on active inductors", Electronic Letters, vol.37, pp.472-473, April 2001.
- [7] C. Wei, H. Chiu, W. Feng, "A ultra-wideband CMOS VCO with 3-5 GHZ tuning range", 2005 IEEE International Workshop on Radio-Frequency Integration Technology: Integrated Circuits for Wideband Communication and Wireless Sensor Networks, Proceedings, pp.87-90, 30 November - 2 December 2005.