Dynamic Duty-cycle Limitation of the Boost DC/DC Converter allowing Maximal Output Power Operations

Vratislav Michal

Infineon Technologies Austria AG, Siemensstraße 2, 95000 Villach – Austria, former STMicroelectronics, 12 rue Jules Horowitz, 38000 Grenoble – France vratislav.michal@infineon.com

*Abstract***—This paper describes the concept of the dynamic duty-cycle limiter of the boost dc-dc converter. Duty-cycle limitation in boost converters is usually used to protect the bottom switch against an excessive current, and also to avoid instability occurring at high duty-cycle operations. Compared to fixed limitation, dynamic limiter enables to detect and maintain maximal possible output** voltage V_{MAX} , when desired output voltage cannot be **provided** *e.g.* **due to excessive load current or increased resistance of the switches. This feature allows to extend the operation range of the converter and powered device. Developed method applies to low power converters, and it is based on the power balance condition detection circuit. This detection is realized** *via* **simple and low consumption voltage sensing. Paper presents description of the method, circuit implementation and shows simulated results obtained with integrated 0.13μm CMOS boost dc-dc converter.**

I. INTRODUCTION

Boost converter is a non-isolated power converter that may be used when a higher output voltage than the one provided by the input source is required. It contains two power switches, one inductor and an output capacitor. For an ideal converter (R_{COL} , R_{LOW} , and $R_{\text{HIGH}} = 0$), the output voltage can be determined by the volt-second balance as a function of the input voltage V_{IN} and dutycycle *D* [1]:

$$
V_{OUT} = \frac{V_{IN}}{1 - D} \tag{1}
$$

The inductor (or input) current can be obtained as function of the load and duty-cycle:

$$
I_{COL} = \frac{V_{IN}}{R_L (1 - D)^2} = \frac{I_{OUT}}{1 - D}
$$
 (2)

For ideal boost converter, a zero duty-cycle *D* provides $V_{\text{OUT}} = V_{\text{IN}}$, whereas for $D \rightarrow 1$ results in infinite output voltage V_{OUT} , and also infinite inductor current I_{COL} .

Compared to ideal $V_{\text{OUT}}(1)$, real converter produces lower output voltage for the same duty-cycle. This limitation can be demonstrated by the circuit of real boost converter *Fig. 1 a*). This converter contains inductor and switches parasitic resistances R_{COLL} , R_{BOT} and *R*_{HIGH}. At high output current, these resistances are responsible for dominant power loss of the converter [1]. Steady-state output voltage V_{OUT} of real boost converter can be obtained by the help of averaged model shown in *Fig. 1 b*). Here, technique of linearization [2], [4] employing controlled sources was used. DC analysis of this model allows to obtain the output voltage as:

Fig. 1. a) boost dc-dc converter with dominant resistive parasitic elements [1], *b*) linearized model [2], [4].

$$
V_{OUT} = \frac{R_L (1 - D)V_{IN}}{D^2 R_L - D(2R_L + R_{HIGH} - R_{LOW}) + R_L + R_{HIGH} + R_{COL}}
$$
\n(3)

The reduction of the output voltage is demonstrated for various load resistances R_{LOAD} in *Fig. 2.* $V_{\text{OUT}}/V_{\text{IN}}$ conversion characteristics with $R_{\text{LOAD}} < \infty$ contains three significant areas:

- 1) $D \leq D_{\text{CRIT}}$: normal operations with positive gain, where characteristic is close to ideal *Eq*.(1),
- 2) $D = D_{\text{CRIT}}$: providing maximum output voltage V_{MAX}
- 3) $D > D_{\text{CRIT}}$ negative gain area, where the output voltage decrease with increasing duty-cycle.

In normal mode of the feedback regulation, the control loop maintains the desired output voltage, and converter operates below the critical duty-cycle D_{CRIT} . However, due to *e.g*. high load current, insufficient input power, or increase of the converter switches resistance (due to the temperature increase, or by the drop of the MOSFET switch gate-source voltage), V_{OUT} can decrease below desired value (1), and the feedback loop saturates. In an extreme scenario, controller increases the duty-cycle *D* above D_{CRIT} and the conversion gain $V_{\text{OUT}}/V_{\text{IN}}$ becomes negative. Beyond the loop instability, high duty-cycle operation leads to excessive inductor current (2) and potential damage of the bottom switch.

ISBN 978-80-261-0602-9, © University of West Bohemia, 2016

Fig. 2. $V_{\text{OUT}}/V_{\text{IN}}$ DC voltage transfer function plotted of the real boost converter plotted by use *Eq*.(3).

The value of critical duty cycle D_{CRIT} can be obtained by setting the 1st derivative $d(V_{\text{OUT}})/dD = 0$ as:

$$
D_{CRT} = 1 - \sqrt{(R_{COL} + R_{LOW})/R_L}
$$
 (4)

and is independent on R_{HIGH} (R_{HIGH} can be seen as a part of the load).

In order to avoid the gain polarity inversion and also the excessive inductor current I_{COL} , duty-cycle is usually clamped to a fixed value D_{MAX} [1], [3]. This maximal duty-cycle is designed in a way to always maintain positive conversion gain, *e.g.* $D_{MAX} < 0.67$ in *Fig.* 2. However, in normal regulation mode (where duty-cycle limitation is not required), fixed value D_{MAX} can reduce the output voltage range. As example, $D_{MAX} = 0.67$ from *Fig. 2* clamps the maximal output voltage to 2.4V when $R_{\text{LOAD}} = 40\Omega$. By setting $D_{\text{MAX}} = 0.83$, the converter can provide V_{OUT} = 3V for R_{LOAD} = 40 Ω , or even V_{OUT} = 5.2V at $R_{\text{LOAD}} = \infty$.

In this paper, concept of the dynamic duty-cycle limitation is described. Presented circuit allows to automatically determine the optimal duty-cycle D_{CRIT} for wide range of load, switch and inductor resistances. The dynamic limitation is based on the power balance concept presented in *section II*. Implementation of the critical duty-cycle detection circuit is described *in section III*, whereas feedback loop circuit allowing dynamic (real-time) limitation is described in *section IV*. This section also present results obtained by the postlayout simulations of the integrated CMOS converter.

II. POWER BALANCE METHOD

In linear circuits, maximal power that can be transferred from a voltage source V_0 with output resistance R_{OUT} is obtained, when R_{OUT} is matched to the load resistance, *i.e.* $R_{\text{OUT}} = R_{\text{LOAD}}$. In this case, P_{LOS} dissipated on the source resistance is equal to the power P_{LOAD} delivered to the load:

$$
P_{LOSS} = P_{LOAD} \tag{5}
$$

The output resistance R_{OUT} of the boost converter can be obtained by DC analysis of the linear model *Fig. 1 b*) described in [4]:

$$
R_{OUT} = \frac{R_{COL} + (1 - D)R_{HIGH} + DR_{LOW}}{(1 - D)^2}
$$
 (6)

where the output resistance increase with duty-cycle ratio. The R_{OUT} allows us to rewrite the output voltage (3) as $V_{\text{OUT}} = V_0 - R_{\text{OUT}}I_{\text{LOAD}}$. Here, V_0 corresponds to ideal output voltage (1).

As already mentioned, the maximal power transfer theorem (5) applies for linear circuits only. This signifies, that R_{OUT} (but not R_{LOAD}) should be constant, independent on the load current. However, inserting D_{CRIT} into (6), result in $R_{\text{OUT}(\text{CRIT})}$ being a function of R_{LOAD} , and thus of the output current I_{LOAD} :

$$
R_{OUT(CRIT)} = R_L + \sqrt{R_L} \cdot \frac{(R_{HIGH} - R_{LOW})}{\sqrt{R_{COL} + R_{LOW}}}
$$
(7)

A condition of linearity of $R_{\text{OUT}(\text{CRIT})}$ can be derived from equation $R_{\text{OUT/CRIT}} = R_{\text{L}}$, resulting in:

$$
R_{LOW} = R_{HIGH} = R_{SW} \tag{8}
$$

In other words, when $R_{\text{LOW}} = R_{\text{HIGH}}$, $R_{\text{OUT}(\text{CRIT})}$ is constant and equal to R_L . This corresponds to the condition of the impedance matching required by (5).

Fortunately, mismatch $R_{\text{LOW}} \neq R_{\text{HIGH}}$ has very low impact to the maximum power point. This low sensitivity can be demonstrated by the plot shown in *Fig.* 3. Here, relative and absolute errors of V_{OUT} and *D* have been plotted in wide range as function of the ration $R_{\text{HIGH}}/R_{\text{LOW}}$. It results, that approximate using of (5) can yield accurate optimum in a wide range of switch resistances.

Fig. 3. Impact of mismatch $R_{\text{LOW}} \neq R_{\text{HIGH}}$. Values D_{CRIT} and V_{MAX} are obtained by using ideal D_{CRIT} (4), whereas D'_{CRIT} and V'_{MAX} from use condition (5).

It is interesting to mention, that for a converter operating at $D = D_{\text{CRIT}}$ (4), the inductor current has constant value $I_{\text{COL}(\text{CRT})}$, which is independent on the load resistance R_{LOAD} :

$$
I_{COL(CRIT)} = \frac{1}{2} \frac{V_{IN}}{R_{COL} + R_{SW}} \tag{9}
$$

By regulating I_{COL} to I_{COLLCRIT} (*e.g. via* duty cycle or load resistance value), maximal output power operation

can be obtained. However, this regulation would requires an accurate knowledge and high time stability of R_{COLL} , R_{SW} and V_{IN} .

Next section presents an approach allowing to obtain the power balance condition (5) through simple and low consumption voltage sensing of the converter internal nodes.

III. CRITICAL DUTY-CYCLE DETECTION

In order to provide detection of the power balance condition (5), power dissipated in the converter and load resistances needs to be measured.

As shown in the converter schematic in *Fig. 1 a*), the inductor current is commutated between the low and high side switch resistances R_{LOW} and R_{HIGH} during *D* and (1−*D*) fraction of the period *T*_{SW}. Power dissipated in the converter structure can be then written as weighted contribution of R_{LOW} and R_{HIGH} :

$$
P_{LOSS} = I_{COL}^2 (R_{COL} + DR_{BOT} + (1 - D) R_{UP})
$$
 (10)

The entire load current *I*_{LOAD} is delivered through the high-side switch during $(1-D)$ portion of the period T_{SW} . Load power P_{LOAD} from (5) can be then written as:

$$
P_{OUT} = I_{COL} \left(1 - D\right) V_{OUT} \tag{11}
$$

Comparing P_{OUT} to (10) as required by power balance (5) results in:

$$
I_{COL} (1 - D) V_{OUT} = I_{COL}^2 (R_{COL} + DR_{BOT} + (1 - D) R_{UP})
$$
\n(12)

Advantageously, squared values of I_{COL} can be eliminated, which allows to obtain voltage equation:

$$
(1-D)V_{OUT} = I_{\frac{COL}{V_{COL_AVG}} + I_{COLR_{LOW}} D + I_{COLR_{HIGH}} (1-D)} \t(13)
$$

In this equation, the right side represents the sum of average voltage drops on R_{COLL} , R_{LOW} , and R_{HIGH} , whereas left side corresponds to the output voltage V_{OUT} scaled (PWM modulated) by (1−*D*).

A. Measurement of the Average Voltages

The boost converter with RC filter voltage sensing circuits is shown in *Fig. 4*. Here, measured average voltages indicated by the arrows correspond to terms mentioned in (13).

Typically, inductor current in CCM (continuous conduction mode) converter delivering high output current contains a DC component with a small triangular ripple part. Consequently, DC voltage V_{COLL AVG can be obtained by filtering inductor terminal voltage. This approach is frequently used in current sensing circuits such as [6]. Voltage across RC-filter capacitor C_1 is then *V*_{COIL AVG} = *I*_{COIL}∙*R*_{COIL}. Similarly, switch voltages *V*RLOW_AVG and *V*RHIGH_AVG are obtained by RC low-pass filters. In particular, R_{LOW} and R_{HIGH} are conducting the current *I*_{COIL} during *D* and (1−*D*) portion of the period, respectively. It result that $V_{\text{RLOW_AVG}}$ and $V_{\text{RHIGH_AVG}}$ are weighted by *D* and (1−*D*) terms as intended by (13). Compared to this, term $(1-D)V_{\text{OUT}}$ is obtained by PWM modulation and filtering of the output voltage V_{OUT} , but can also be generated from $V_{\text{IN}}(V_{\text{IN}} = (1 - D)V_{\text{OUT}})$.

Fig. 4. Sensing circuit of voltage terms form *Eq*.(13).

In order to compare left and right side of (13), three floating voltages are to be measured and added. Ideally, this would require at least three differential high-input impedance amplifiers.

B. Modified Power Balance Sensing Circuit

In order to simplify the circuit implementation of the power balance detection, *Eq*.(13) has to be rearranged. In particular, *R*_{COIL}∙*I*_{COIL} can be split as:

$$
I_{COL}R_{COL} = I_{COL}R_{COL}D + I_{COL}R_{COL} (1 - D) \tag{14}
$$

Using this term in (13) reveals the power balance condition (5) to be:

$$
(1-D)V_{OUT} = I_{COL} \{ R_{COL}D + I_{COL}R_{COL} (1-D) \} +
$$

$$
I_{COL} \{ R_{ROT}D + R_{UP} (1-D) \}
$$
 (15)

Here, terms with *D* and (*1−D*) can be collected:

$$
\underbrace{(1-D)(V_{OUT} - I_{COL}R_{COL} - I_{COL}R_{UP})}_{V_{(1-D)_{A}PG}} = \underbrace{D(I_{COL}R_{COL} + I_{COL}R_{BOT})}_{V_{D_{A}PG}}
$$
\n(16)

This equation allows us to realize the detection of the power balance condition (5) by measuring the average voltages $V_{(1-D) \text{AVG}}$ and $V_{\text{D AVG}}$, both referred to the ground. If $V_{(1-D) AVG} = V_{D AVG}$ converter operates at the maximum possible output voltage, *i.e.* deliver maximal output power.

Schematic realization of (16) is shown in *Fig. 5*. The operation of this circuit can be described as follows: inductor RC filter capacitor C_1 is charged to DC voltage *R*_{COIL}∙*I*_{COIL}. During the low-side switch conduction phase *D*, current *I*_{COIL} creates voltage *R*_{LOW}⋅*I*_{COIL} on the lowside switch resistance. Thanks to conducting bottom switch SW_{LOW}, C_1 positive terminal (1) is at voltage $I_{\text{COL}}(R_{\text{BOT}} + R_{\text{COL}})$. During this conduction phase, node (1) is connected to R_A by PWM modulator A. During

Fig. 5. Modified power-balance sensing of voltages from *Eq*.(16).

opposite conduction phase (1−*D*), RC filter input is connected to GND. This allows to obtain scaled DC voltage D ∙*I*_{COIL}(R_{BOT} + R_{COL}) from right-side of (16). Obtaining the left side of (16) is more difficult. Here, voltage $I_{\text{COL}}(R_{\text{COL}} + R_{\text{HIGH}})$ should be subtracted from V_{OUT} and weighted by (1–*D*) term. This subtraction is realized by an additional switched-capacitor "inverter" circuit shown in *Fig.* 5. Voltage $I_{\text{COL}}(R_{\text{COL}} + R_{\text{HIGH}})$ is generated during (1−*D*) conduction phase by serial connection of C_1 , and voltage drop of the high-side switch voltage *I*_{COIL}⋅*R*_{HIGH} *via* SW_{HIGH}. Switches (1−*D*) related to the inverter then allow to average and store this voltage in C_2 . During the complementary phase D , inverter subtracts this voltage from V_{OUT} and stores the result in C_3 . Steady-state voltage of the node (2) is $V_{\text{OUT}} - I_{\text{COL}}(R_{\text{COL}} + R_{\text{HIGH}})$. Consequently, weighting by the term (1−*D*) is provided by PWM modulator B, and allows us to obtain the left side of (16).

Behavior of power balance sensing circuit from *Fig. 5* is shown by the switched-mode simulation in *Fig 6*. Here, we notice that $V_{\text{D AVG}}$ increases with increasing dutycycle, whereas $V_{(1-D)$ _{AVG} decreases.

Fig. 6. Switched-mode simulation of the circuit from *Fig. 5*.

Crossing point $V_{\text{D} \text{AVG}} = V_{(1-D) \text{AVG}}$ then corresponds to peak voltage V_{MAX} (maximal output power), achievable by the converter for given operating point. Moreover, difference $V_{(1-D)_A VG} - V_{D_A VG}$ allows to determine the gain of the critical duty-cycle limitation circuit, which is suitable for the synthesis of the feedback control transfer function of D_{CRIT} .

As given by (5), operations at $D = D_{CRIT}$ results in the power loss P_{LOS} dissipated by the converter being equal to the power delivered to the load. As already mentioned, this limits the use of the dynamic duty-cycle limiter to the low-power converters.

IV. DYNAMIC DUTY−CYCLE LIMITER FEEDBACK LOOP

While the boost converter operates below critical dutycycle D_{CRIT} , feedback control loop (current or voltage mode) maintains the regulation of V_{OUT} , and voltages $V_{(1-D)$ AVG > $V_{\text{D AVG}}$. By *e.g.* increasing I_{OUT} , $V_{(1-D)$ AVG and $V_{\text{D AVG}}$ approach (see *Fig.* 6). Exceeding the critical duty-cycle D_{CRIT} results in $V_{(1-D)_A\times G} < V_{D_A\times G}$ and in a decrease of V_{OUT} below required (regulated) value. In this condition, the main feedback loop saturates. However, while $V_{(1-D)$ _{AVG} < V_{DAVG} occurs, the dynamic duty-cycle limiter takes control over the main voltage

Fig. 7. OTA feedback controller [7] of dynamic duty-cycle limiter and main feedback PID controller regulating the output voltage.

regulation loop, and try to regulate $V_{(1-D) AVG} = V_{D AVG}$. This allows the converter to operate with D_{CRIT} , and maintain V_{OUT} at highest possible value V_{MAX} .

Circuit of dynamic duty-cycle limiter feedback loop is shown in *Fig. 7*. Here, we can see the main feedback loop PID controller (can be also be part of the currentmode controller), and the dynamic duty-cycle limitation circuit connected to the detection circuit from *Fig. 5*. The dynamic limitation circuit interacts with the PID controller *via* programmable saturation block. In order to protect the high-impedance voltages $V_{(1-D) AVG}$ and $V_{\text{D AVG}}$, the duty-cycle limitation controller is realized by an OTA with very high input impedance [7]. The voltage buffer creates a low-impedance output with small derivative response, which allows to improve the speed of the duty-cycle limitation feedback loop.

The block of programmable saturation shown in *Fig. 7* is placed inside main PID controller. This allows to prevent the integrator from accumulating an input error, when the main feedback loop is saturated (anti wind-up [8]). In fact, programmable saturation block is realized by powering the last (output) stage of the PID operational amplifier by $V_{\text{ERROR MAX}}$.

Operation of the dynamic duty-cycle limitation can be demonstrated by the load transient simulation shown in *Fig. 8*. Here, before applying a 6Ω load, converter operates in regulation, $V_{(1-D)_AVG} > V_{D_AVG}$, and $V_{\text{ERROR MAX}}$ is clamped to V_{OUT} . By applying $R_{\text{LOAD}} =$ 6Ω, output voltage starts dropping below desired value, $V_{(1-D)$ AVG and V_{D AVG approach, and PID output V_{ERROR} tries to compensate decreasing V_{OUT} . Simultaneously, $V_{\text{ERROR MAX}}$ decreases with V_{OUT} , until $V_{(1-D) \text{ AVG}}$ cross $V_{\text{D_AVG}}$. At this time, $V_{\text{ERROR_MAX}}$ falls below V_{OUT} , and clamps the value of V_{ERROR} . Now, regulation of the converter output voltage is provided by the dynamic duty-cycle limiter at $D = D_{CRIT}$, and $V_{(1-D) \text{ AVG}} =$ $V_{\text{D AVG}}$. As we can see, the converter output voltage V_{OUT} reaches highest possible value, and allows to deliver maximal output power (voltage) for given operating conditions. This is visualized in *Fig. 8* by comparison with open-loop simulation of the converter with 6Ω load, and D linearly increasing from zero to one.

Fig. 8. Example of the post-layout simulation of the duty-cycle limitation circuit. Comparison with the open-loop duty cycle sweep allowing to verify the value of maximum output voltage V_{MAX} .

IV. INPUT SOURCE RESISTANCE POWER SENSING

As given by the power balance condition (5), the power dissipated in converter must be equal to the power dissipated by the load. However, if the input source resistance R_{IN} is not negligible, it must be included in the consideration (R_{IN} and R_{COL} are serially connected). In other word, power $R_{IN} I_{COL}^2$ is to be added to P_{LOS} of (5). This situation is shown in *Fig. 9*.

Fig. 9. Illustration of the power dissipated in the boost converter and input source resistance R_{IN} .

The difficulty of the input source resistance power sensing can occurs *e.g.* in the battery-powered converter, or converter powered by the photovoltaic cell (without MPTT – maximum power point tracking feature), where $V_{IN(0)}$ is not available.

A solution to bypass the input power sensing problem is to emulate the input source voltage $V_{\text{IN}(0)}$, and refers the inductor RC filter resistance R_1 to this voltage. This configuration is shown in *Fig. 10*. Here, an estimation of the input voltage $V_{\text{IN}(0)}$ is provided. This estimation is based on the generation of estimated voltage $V_{\text{IN EST}}$. If the estimated $V_{\text{IN}(0) \text{ EST}}$ is accurate enough, RC filter R_1C_1 measure the average voltage on the serial connection of R_{IN} and R_{COL} .

Fig. 10. Principle of the $V_{\text{IN}(0)}$ voltage estimator applied to modified power-balance sensing circuit from *Fig. 5*.

Generation of $V_{\text{IN}(0)\text{EST}}$ is to be based on an particular knowledge of the employed power source, and also required accuracy of the output power optimization. For instance, $V_{\text{IN}(0)\text{ EST}}$ can be an open-ended battery voltage, open-ended voltage of an reference (small) photovoltaic panel, or it can be generated as function of environmental conditions (operation temperature, battery discharge, expected load current etc.). However, efficiency of this methodology has not been verified at the date of present paper publication.

V. CONCLUSION

The presented dynamic duty cycle limiter allows to maximize the output power of the boost dc-dc converter, when the main regulation loop is unable to provide desired output voltage. During this critical operation, maximization of the output power helps to guarantee the best possible biasing of the converter control circuits as well as the load. Consequently, this allows to avoid a premature circuit shoot-down, and improve optimal use of the input power source. Presented circuit was integrated in 0.13μm 5V CMOS process. Further work aims the characterization of the fabricated circuit, and focus on the optimization of the input source internal resistance power loss sensing.

REFERENCES

- [1] M. K. Kazimierczuk, "Pulse-Width Modulated DC-DC Power Converters", *Willey*, 2nd edition 2015.
- [2] V. Vorperian, "Simplified analysis of PWM converters using the model of the PWM switch, Part I: Continuous conduction mode," *in IEEE trans. of Aerospace and Electronic Systems*, vol.AES-26, May 1990.
- [3] B. Sahu, et al. "A high-efficiency, dual-mode, dynamic, buckboost power supply IC for portable applications," in *IEEE VLSI Design*, 2005.
- [4] V. Michal, D. Cottin, P. Arno, "Boost DC/DC Converter Nonlinearity and RHP-Zero: Survey of the Control-to-Output Transfer Function Linearization Methods," Invited paper, *in proc. of 21st IEEE int, conference Applied Electronics* 2016.
- W. Huang, X. Yang, C. Ling, "A novel current sensing circuit for Boost DC-DC converter," *in proceeding of IEEE ASID*, 2012.
- [6] H. P. Forghani-zadeh and G. A. Rincón-Mora, "Current-sensing techniques for DC-DC converters," *in Proc. 2002 Midwest Symp. Circuits and Systems* (MWSCAS), pp. 577–580.
- [7] V. Michal, C. Premont, G. Pillonnet, N. Abouchi, "Single active element PID controllers," *in Proceedings of 2010 20th International Conference Radioelektronika*, Brno, Czech Republic, 2010.
- [8] A. Visioli, "Practical PID Control," *Springer AIC edition*, 2006.