Bulletin of Electrical Engineering and Informatics Vol. 8, No. 2, June 2019, pp. 382~388 ISSN: 2302-9285, DOI: 10.11591/eei.v8i2.1386

382

Low insertion loss of surface mount device low pass filter at 700 MHz

Khairil Anuar Khairi¹, Mohd Faizal Jamlos², Surentiran Padmanathan³, Mohd Aminudin Jamlos⁴, Muammar Mohamad Isa⁵

¹Jabil Circuit, Plant 1, Bayan Lepas Industrial Park, Phase 4, Bayan Lepas, Penang, Malaysia ^{1,2}Faculty of Mechanical Engineering, Universiti Malaysia Pahang, 26600, Pekan, Malaysia ^{3,4}Advanced Communication Engineering Centre (ACE), School of Computer and Communication Engineering, Universiti Malaysia Perlis, Malaysia

^{3,4}Department of Electronic, Faculty of Technology Engineering, Universiti Malaysia Perlis, Malaysia ⁵School of Microelectronic Engineering, Universiti Malaysia Perlis, Malaysia

Article Info

Article history:

Received Dec 28, 2018 Revised Feb 14, 2019 Accepted Feb 28, 2019

Keywords:

Low pass filter Momentum Surface mount device

ABSTRACT

The paper involved with the design, simulation and fabrication of 6th order elliptical-based Surface Mount Device (SMD) LPF with cutoff frequency at 700 MHz. Fabricated LPF is consisted of four PCB layers which components of SMD are soldered on the top layer. Another three layers is for grounding and shielding, power supply and grounding void. The four layers is crucial to avoid interference between components. The research has find out that the momentum simulation is definitely required to improve the signals response compared to a normal simulation by ADS software. The comparison between momentum simulated versus measured and normal simulated versus measured is 0.2 dB and 29 dB correspondingly. Such huge difference leads to conclusion that momentum simulation is saving time without having much struggles and efforts to get optimum readings. The Proposed SMD LPF has a very low insertion loss of 0.965dB with a transition region of 195 MHz which is good steepness to avoid any image frequency.

Copyright © 2019 Institute of Advanced Engineering and Science. All rights reserved.

Corresponding Author:

Mohd Faizal Jamlos Faculty of Mechanical Engineering, Universiti Malaysia Pahang, 26600, Pekan, Malaysia. mohdfaizaljamlos@gmail.com

1. INTRODUCTION

RF filters of all types form an important element within a variety of scenarios, enabling the required frequencies to be passed through the circuit while rejecting those that are not needed. It is not possible to achieve the perfect pass filter in reality and there is always some loss within the pass band, and it is not possible to achieve infinite rejection in the stop band. Also, there is a transition between the pass band and the stop band, where the response curve falls away, with the level of rejection rises as the frequency moves from the pass band to the stop band [1].

In microwave systems, low-pass filters (LPF) are dedicated to attenuate undesired frequencies or spurious by stepped LPF and stub LPF. However, these technique leads to the gradual cutoff response at the passband. Increasing the number of orders could enhanced transition band of LPF. Nonetheless, passband insertion loss and size of the LPF will get bigger. Few methods have been introduced to solve these problems. Ref. [2, 3] proposed an LPF deployed a lumped element composed of capacitor with a section of transmission line. Coupling lines [4], stepped-impedance hairpin resonators [5], capacitors with multiple orders LPF [6], varactor and lump components are among other techniques [7-13].

This paper provides the surface mount device LPF design with low loss insertion loss for TV White Space (TVWS) Application [14-16]. The development of LPF aims to simplify analytical studies on the LPF

by using ADS momentum simulation. Section 2 describes the design of LPF and analyses the circuit design using ADS software. Discussion of the results obtained from the simulation and measurement are described in Section 3. Section 4 concludes the paper.

2. LOW PASS FILTER (LPF) DESIGN & FABRICATION METHOD

Figure 1 shows the circuit diagram design for the LPF using Cadence Allegro software. The proposed LPF has been designed using inductors and capacitors arranged in pi network. In order to provide a greater slope or roll off, cascaded LPF sections are deployed which is consisted of a 6th order elliptical design with a cutoff frequency at 770 MHz.

	•			• •	•		• •	•	•	•		•	-		•
				L1011 8.8NF			L1012								
		- 1		()-0			-00-		٦.						
				IN _ C1013	D		IND C1015			L1	013 14	7NH			
		_							<u> </u>	-1-7	<u>7674</u>			<u>.</u>	<u> </u>
				. 855 0 500 603		В.	9EF 0.3				IND			97858 1978	N N N N
		1	C101			C1014			C1	016					
		2	41.25	þ		-0:25F 5800			T SS						
		•	ĞÖĞ .			603			.60						

Figure 1. Schematic circuit diagram of LPF at 700MHz

For Pi section filter, each section has one series component and either side is a component to the ground. In the case of a LPF the series component are inductors whereas the components to ground are capacitors. The inductances and capacitances of inductors and capacitors based on constant-k type which are obtained from (1) to (3):

$L=ZO/(\pi fc) H$	(1)
C=1/(Z_(0) π fc) F	(2)

$$f_c = 1/(\pi \sqrt{LC}) Hz$$
(3)

where: Zo=Characteristic impedance in ohm

C=Capacitance in Farad

L=Inductance in Henry

fc=Cutoff frequency in Hertz

The close tolerance components such as Murata components and Coilcraft components have been identified to ensure the required performance between simulated and fabricated is obtained. It is crucial to identify and finalize every single material or parts to be used to fabricate proposed LPF prior to the schematic and PCB design stage.

In industrial practice, usually, a so-called build of material (BOM) needs to be prepared to capture and structure all those parts in a list which will help to design the schematic and PCB layout properly and systematically. Basically, a BOM will be expected to include the following information: Reference Designator, Manufacturer Part Number (PN), Description of Item and Manufacturer, as shown in Table 1.

PN and reference designator of each component are already determined in BOM, the respective PNs are picked from Cadence library and the reference designator will be defined accordingly before placing the component in the schematic. Otherwise, the component has to be created based on the mechanical drawing in the datasheet and added to the Cadence library for being used in the schematic.

		Table	1. BOM list of 700MHz LF	PF
Num	Ref Des	Value	MFR PN	Manufacturer
1	C1031	39pF	GRM1885C1H390JA01D	MURATA
2	C1032	4.3pF	81-GQM1885C2A4R3BB01	MURATA Capacitors
3	C1033	1.8pF	81-GQM1885C2A1R8BB01	MURATA Capacitors
4	C1034	5.6pF	81-GQM1885C2A5R6BB01D	MURATA Capacitors
5	C1035	3.9pF	81-GQM1885C2A3R9BB01D	MURATA Capacitors
6	C1036	3.9pF	81-GQM1885C2A3R9BB01D	MURATA Capacitors
7	C1037	39pF	GRM1885C1H390JA01D	MURATA
8	L1031	8.8nH	1606.8_L_	CoilCraft
9	L1032	7.15nH	1606.7_L_	CoilCraft
10	L1033	14.7nH	0908SQ.14N_L_	CoilCraft

LPF schematic diagram must be made available that shows the connection of the parts on the board. Each part on the schematic should have a reference designator that matches the one shown in the BOM. Cadence provides schematic layout programs that will allow automatic generation of the BOM, as shown in Figure 1.

Once schematic is completed, PCB layout design will be the next process. The main PCB of proposed LPF is designed to have 4 copper layers: TOP layer, GND layer, PWR layer and BOTTOM layer. TOP and BOTTOM are the most outside layer of the PCB which is exposed or accessible for the components to be mounted on it. TOP layer is the only layer that mounted with the components listed in the BOM.

Figure 2 shows cross section structure of the PCB while Figure 3 shows the PCB layout of the LPF at the top layer of the four layers PCB. The special process of PCB layout called momentum starts off with the preparation of layout information defined in Cadence Allegro to be exported into ADS to simulate the EM-behavior as nets, traces, ports, transmission line, padstack and grounding. The momentum includes effects of those signals to reach a maximum similarity of the physical fabricated board where the normal simulation of ADS only includes the response of only lump components like resistors, capacitors and inductors.

SHIFACE AR 1 0 2 TOP COPPEGN + 12 59500 45 0 □ 5.0 3 CALLEGN + FF4 + 8 0 45 0.005 □ 5.0 4 GNO COPPEGN + 12 59500 45 0.005 □ 5.0 5 COPEGN + 12 59500 45 0.005 □ 5.0 5 CALLEGN + 14 8 0 45 0.005 □ 5.0 6 PAR COPPEGN + 12 59500 45 0.005 □ 5.0 7 CONCULTOR - COPPERN + 12 59500 45 0 □ 5.0 9 SURFACE AR 1 0 5.0		Subclass Name	Type		Material		Thickness (MIL)	Conductivity (mho/cm)	Dielectric Constant	Loss Tangent	Artwork.	Shield	(MIL)
2 TOP CONDUCTOR + COPPER 1 1 59900 45 0 □ 50 50 3 DFULCIPEC FFR.4 + + 0 0 45 0.05 - 50 4 GNO CONDUCTOR + COPPER + 12 59900 45 0.05 - 50 5 DEVECTIPIC - COPPER + 12 59900 45 0.05 - 50 6 PVR CONDUCTOR - COPPER + 12 59900 45 0.05 - 50	1		SURFACE	_	AIR				1	0	1		
3 DELCTINC - FR4 - 0 0 45 0.05 4 GN0 CONDUCTOR - COPPER - 12 599500 45 0.005 5 DELCTINC - FR4 - 0 0 45 0.005 6 PvR CONFUCTOR - FR4 - 0 0 45 0.005 7 DELCTINC - FR4 - 0 0 45 0.005 9 DOTTOM CONCUCTOR - FR4 - 0 0 45 0.005 9 DOTTOM CONCUCTOR - COPPER - 12 599500 45 0 0 9 DOTTOM CONCUCTOR - COPPER - 12 599500 45 0 0 9 SURFACE AIR 1 0 0 0 5 0 9 SURFACE AIR 1 0 0 0 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2	TOP	CONDUCTOR		COPPER		1.2	595900	4.5	0			5.0
4 G-ND COPPER * 1.2 59500 4.5 0.055 □ 5.0 5 D-BULCPING FR-4 + 0 0 4.5 0.055 □ 5.0 6 PVR CONDUCTOR COPPER * 1.2 59500 4.5 0.055 □ 5.0 7 DELICFING COPPER * 1.2 59500 4.5 0.055 □ 5.0 8 BOTTOM CONDUCTOR * COPPER * 1.2 59500 4.5 0.055 □ 5.0 8 BOTTOM CONDUCTOR * COPPER * 1.2 59500 4.5 0 □ 5.0 9 SURFACE A/R 2 595900 1 0 5.0	3		DIELECTRIC	٠	FR-4		8	0	4.5	0.035			
5 PUR CONSULTAR - FR4 * 8 0 45 0.055 □ 5.0 6 PUR CONSULTAR - COPPER * 12 559500 45 0.0055 □ 5.0 7 PULCTINE - FR4 * 8 00 45 0.005 □ 5.0 9 BOTTOM CONSULTAR - COPPER * 12 559500 45 0 □ 5.0 9 SURFACE AIR 1 0 □ 5.0	4	GND	CONDUCTOR	-	COPPER		1.2	595900	4.5	0.035			5.0
6 P-VR CONDUCTOR - COPPER * 12 59500 45 0.055 □ 5.0 7 BELCETING - FFR4 * 8 0 45 0.005 8 BOTTOM CONSULTOR - COPPER * 12 59500 45 0 □ 5.0 9 SURFACE AIR 12 59500 1 0 □ 5.0	5		DIELECTRIC	-	FR-4		8	0	4.5	0.035			
7 DELLETING - FR4 * 8 0 0 45 0.005 5 50 8 BOTTOM CONCUCTOR - COPPER * 1.2 595500 1 0 □ 5.0 9 SURFACE AIR 1 0 □ 5.0	6	PWR	CONDUCTOR	٠	COPPER	٠	1.2	595900	4.5	0.035			5.0
8 80TTOM CONDUCTOR - COPPER - 12 599000 45 0 □ 5.0 9 SURFACE AIR 1 0 5.0	7		DIELECTRIC	-	FR-4		8	0	4.5	0.035			
9 SURFACE AIR 1 0	8	BOTTOM	CONDUCTOR	-	COPPER		1.2	595900	4.5	0			5.0
	9		SURFACE		AIR				1	0			

Figure 2. PCB structure of proposed LPF



Figure 3. PCB layout of proposed LPF at 700MHz

L1032 and L1031 are wire wound inductor. Both inductors are seen perpendicular to each other. The arrangement is purposely made such a way to minimize or cancel out the mutual inductance between two inductors when they are positioned close to each other. Once the schematic diagram and PCB design are in place, Gerber file can be generated by Cadence to allow the fabrication of the bare board. Test setup of the prototype LPF is depicted by Figure 4.



Figure 4. Test setup of fabricated proposed LPF at 700MHz

3. RESULTS AND ANALYSIS

Figure 5 shows a normal ADS simulated and the measured response of the LPF. From this figure, it is noticeable that the measured response is not correlated with the simulated response with obviously huge differences. Marker m 11 denotes the insertion loss for both responses at 700MHz where the difference between their performances appears to be around 29dB.



Figure 5. Momentum simulation vs measured insertion loss of proposed LPF at 700MHz

To address this discrepancy, the LPF circuit layout which is designed in Cadence Allegro is converted to a file that imported to ADS to perform momentum simulation to create a simulation model of the layout. The layout model is currently integrated into the entire circuit simulation including the lump components to perform S-parameters simulation for frequency response performance analysis.

If the LPF is not able to meet the design goal by optimizing the lump component due to layout limitation, then changes on the layout in Cadence Allegro might be required and the momentum simulation

process may need to start over. The entire process will be done until the best performance is obtained in ADS simulation based on S-parameter performance.

With this practical approach, the PCB prototype fabrication or material cost, as well as optimization effort on real hardware, can be reduced a lot as layout limitation issue can be addressed earlier during PCB design with necessary changes on the layout or component footprint to provide the best performance in circuit simulation.

Figure 6 shows the frequency response of proposed LPF with a cutoff frequency of 700MHz. The marker m8 denotes the cutoff frequency at 700MHz which insertion loss of -0.965dB. This means that the 700MHz signal will lose power by 0.965dB when it passes through the LPF. The pass band region (bandwidth) for the filter is up to 700MHz whereby the signal below the cutoff frequency is allowed while others is rejected or attenuated including harmonic signals denotes as m9. Stop band cutoff frequency which falls at 895MHz. The transition region for this LPF is 195 MHz (from 700MHz to 895MHz).



Figure 6. Momentum simulation vs. measured insertion loss of proposed LPF at 700MHz

Both simulated and measured response of the LPF filter is very much correlated. For instance, marker m8 denotes the insertion loss of both responses at 700MHz in which the difference between them is just about 0.2dB.

4. CONCLUSION

A low insertion loss of SMD LPF is presented in this paper. The proposed LPF competency is proven through insertion loss of 0.965dB with excellence steepness towards stopband. The loss gradient between measured and simulated is only at 0.2 dB. Momentum simulation deployed is this research prior to fabrication has shortened the time duration to get an optimum loss, a good rolloff margin and transition region compared to a normal simulation. Momentum does simulate EM-behaviour by counting the padstack, transmission line, grounding and shielding compared to the normal simulation which only counts responses solely based on RLC components.

ACKNOWLEDGEMENTS

This work has been partly supported by the CREST Fund Project No. P12C2-17, Malaysia Ministry of Education under FRGS/1/2017/STG02/UNIMAP/02/2 and UniMAP Research Incentive Fund of 9007-00141. The authors also acknowledge Advanced Communication Engineering Centre (ACE) for the lab facilities.

REFERENCES

- [1] National Instruments, (1991). Basic Introduction to filters: Active, Passive, and Switched Capacitors. U.S.A.
- [2] J. Chen and S. S. Liao, "Design of compact printed 2.4 GHz band-pass filter using LC resonator," 2016 International Conference on Advanced Materials for Science and Engineering (ICAMSE), Tainan, 2016, pp. 377-379.

- J.-W. Sheen, "A compact semi-lumped low-pass filter for harmonics and spurious suppression," *IEEE Microw. Wireless Compon Lett.*, vol. 10, no. 3, pp. 92–93, Mar. 2000.
- [4] W.-H. Tu and K. Chang, "Compact microstrip low-pass filter with sharp rejection," IEEE Microw. Wireless Compon. Lett., vol. 15, no. 6, pp. 404–406, Jun. 2005.
- [5] L.-H. Hsieh and K. Chang, "Compact elliptic-function low-pass filters using microstrip stepped-impedance hairpin resonators," *IEEE Trans. Microw. Theory Tech.*, vol. 51, no. 1, pp. 193–199, Jan. 2003.
- [6] Yong-Woo Lee, Sung-Min Cho, Geun-Young Kim, Jun-Seek Park, Dal Ahn and Jae-Bong Lim, "A design of the harmonic rejection coupled line low-pass filter with attenuation poles," *1999 Asia Pacific Microwave Conference. APMC'99. Microwaves Enter the 21st Century. Conference Proceedings (Cat. No.99TH8473)*, Singapore, 1999, pp. 682-685 vol.3
- [7] R. Beltran and F. H. Raab, "Lumped-element output networks for high-efficiency power amplifiers," 2010 IEEE MTT-S International Microwave Symposium, Anaheim, CA, 2010, pp. 1-1.
- [8] H. O. Granberg, "Tables Simplify High-Power Lowpass Filter Design", *IEEE MTT-S Int Microwave Symp.*, pp. 324-327, Anaheim, May 2010
- [9] Peter A. Rizzi "Microwave Engineering, Passive circuits "(1988) Prentice-Hall, Inc. ISBN 0-13-586702-9
- [10] Mortenson, K.E. Variable Capacitance Diodes: The Operation and Characterization of Varactor, Charge Storage and PIN Diodes for RF and Microwave Applications. Dedham, Massachusetts: Artech House Inc. 1974.
- [11] Manh-Tai Nguyen, W. D. Yan and E. P. W. Horne, "Broadband tunable filters using high Q passive tunable ICs," 2008 IEEE MTT-S International Microwave Symposium Digest, Atlanta, GA, USA, 2008, pp. 951-954.
- [12] N. Tanzi, "Varactor-tuned coupled resonator front-end bandpass filters for cognitive radio applications," 2006 IEEE Radio and Wireless Symposium, San Diego, CA, 2006, pp. 155-158.
- [13] Coilcraft Inc., 2011-last update, Mini SpringTM Air Core Inductors [Datasheet]. [Accessed March 2014]. Available http://www.coilcraft.com/pdf_viewer/showpdf.cfm?f=pdf_store:mini.pdf, 22 February 2014.
- [14] Federal Communications Commission (FCC), (2010). In the matter of unlicensed operation in the TV broadcast bands: Second memorandum opinion and order, www.fcc.gov, 15 October 2013
- [15] L. S. Aji, G. Wibisono and D. Gunawan, "The adoption of TV white space technology as a rural telecommunication solution in Indonesia," 2017 15th International Conference on Quality in Research (QiR) : International Symposium on Electrical and Computer Engineering, Nusa Dua, 2017, pp. 479-484.
- [16] L. Shi, K. W. Sung and J. Zander, "Spectrum requirement for cellular TV distribution in UHF band from urban to rural environment," 2014 IEEE International Symposium on Dynamic Spectrum Access Networks (DYSPAN), McLean, VA, 2014, pp. 362-365.

BIOGRAPHIES OF AUTHORS



Khairil Anuar Khairi received his M.Sc in 2018 from Universiti Malaysia Perlis in the field of Communication and Computer Engineering. Currently, he works as Lead Test Development Engineer in Jabil. Previously, he works as senior RF & Electronics Design in Motorola Solutions for almost 12 years. His expertise is in Testing, RF designs and RF engineering.



Mohd Faizal Jamlos received Ph.D. in 2010 from Universiti Teknologi Malaysia, Johor, Malaysia and M.Sc. in 2008 from University of Adelaide, South Australia, Australia. He is currently Professor at Faculty of Mechanical Engineering, Universiti Malaysia Pahang (UMP). Previously he was Associate Professor at Advanced Communication Engineering Centre (ACE), School of Computer and Communication Engineering, Universiti Malaysia Perlis. He has co-authored more than 220 scientific publications in peer-reviewed journals and conferences. His research interest are wireless embedded system, remote sensing, on-platform antennas and microwave circuitry and IoT applications. He is a practice professional Engineer of Board of Engineers Malaysia (BEM), Senior Member of IEEE, a National Medical Researcher (NMRR) and Corporate Member of Institute Engineers Malaysia (MIEM).



Surentiran A/L Padmanathan received his Bachelor's Degree in Communication Engineering from Universiti Malaysia Perlis. Currently, Surentiran is pursuing PhD study in Communication Engineering at Universiti Malaysia Perlis. His research area covers mobile communication, propagation and localization.



Mohd Aminudin Jamlos received his Doctorate in Communication Engineering from Universiti Malaysia Perlis. Currently, he works as a Senior Lecturer at Engineering Technology Faculty of Engineering Technology, UniMAP. From 2011 to August 2018, he has produced 21 journals and 25 conference papers. Additionally, he also received 9 Gold and 1 Special Award (SIIF 2011) including national and international exhibitions. He is a professional certified in Mikrotik Certified Network Association (MTCNA) and Mikrotik Certified Routing Engineer (MTCRE) in international recognized engineering networks too. He obtained one copyright and one patent pending for research product Alzheimer Early Detection while doing a master's degree. He is interested in doing research in microwave imaging, disease and cancer identification, dielectric material characterization, electromagnetic waves, antennas and microwave measurements



Muammar Mohamad Isa received his B. Eng. (Hons.) Electrical & Electronic Engineering from Universiti Tenaga Nasional in 2002 before he joined Silterra (M) Sdn. Bhd. as a Process Engineer. Later, he pursued his M. Sc (Microelectronics) at Universiti Kebangsaan Malaysia in 2004 before he joined Kolej University Kejuruteraan Utara Malaysia (KUKUM) as a full-time academician. After his three years of experience as Lecturer there, he pursued his PhD in Electrical & Electronic Engineering at The University of Manchester and received his degree in 2012. His works in the development of high-frequency and low noise devices for satellite communication have been recognized by ANGKASA in 2012. He currently works on high-speed and low-noise device fabrication and characterization for future high-speed, high-frequency and low-noise applications. He also works on the design and fabrication of micro-antenna for early cancer cell detection. He can be contacted at muammar@unimap.edu.my.