Analog Integr Circ Sig Process DOI 10.1007/s10470-013-0098-7

## brought to you by provided by Repositorio Unive

### A rail-to-rail differential quasi-digital converter for low-power 3 applications 4

5 C. Azcona · B. Calvo · S. Celma · N. Medrano

Received: 29 June 2012/Revised: 30 April 2013/Accepted: 5 June 2013 7 © Springer Science+Business Media New York 2013

8 Abstract This paper presents an ultra low power differ-9 ential voltage-to-frequency converter (dVFC) suitable to be 10 used as a part of a multisensory interface in portable 11 applications. The proposed dVFC has been designed in 1.2-12 V 0.18-µm CMOS technology, and it works properly over 13 the whole differential input range  $(0.6 \pm 0.6 \text{ V})$  providing 14 an output frequency range of 0.0-0.9 MHz. The system has 15 been tested for temperature variations from -40 to 16 +120 °C and supply voltage variations of up to 30 %, 17 being the maximum linearity error in the worse case of 18 0.017 %. Simulations against common mode voltage 19 variations show a deviation in the output frequency of 0.4 %. This dVFC has power consumption below 60  $\mu$ W, and it includes an enable terminal that sets the system in a sleep mode (180 nW) while no conversion is request. The 23 dVFC occupies an active area of 250  $\mu$ m  $\times$  150  $\mu$ m.

24

- 25 Keywords CMOS mixed integrated circuits ·
- 26 Low-voltage low-power · Sensor interface ·
- 27 Voltage-to-frequency converter
- C. Azcona (🖂) · B. Calvo · S. Celma · N. Medrano A1
- Group of Electronic Design (GDE), I3A, University of Zaragoza, A2
- A3 50009 Saragossa, Spain
- e-mail: cris.azcona@unizar.es A4
- A5 B. Calvo
- e-mail: becalvo@unizar.es A6
- S. Celma A7
- e-mail: scelma@unizar.es A8
- A9 N. Medrano
- A10 e-mail: nmedrano@unizar.es

### 1 Introduction

At present, the use of wireless sensor networks (WSN) is 29 continuously growing. Therefore, the development of smart 30 sensors has increased due to the need for the sensor signal 31 to be compatible with digital signal processors. A smart 32 sensor includes, besides the sensing device, the interface so 33 that the output is a digital signal related to the measured 34 magnitude. Thus, due to the large amount of sensors 35 involved in these networks, the use of low-cost analog 36 sensors along with a programmable interface is the pre-37 ferred choice if cost reduction becomes a priority. The 38 39 interface has to be capable of adapting every sensor output to the input digital port requirements of the microcontroller 40  $(\mu C)$  embedded in each sensing node. 41

The simplest interface consists of an analog-to-digital 42 converter (ADC) preceded by a programmable voltage 43 adapter that adjusts the sensor output range to the ADC 44 input range by means of gain and offset controls. However, 45 in embedded microcontroller measurement systems, such 46 as WSN, the use of voltage-to-frequency converters (VFC), 47 also known as quasi-digital converters, have risen as a 48 49 highly suitable alternative to the standard analog-to-digital conversion due to its advantages: the quasi-digital fre-50 quency signal offers high noise immunity and can straight 51 interface the microcontroller, which next performs the final 52 digitalization using its internal timers [1]. 53

54 There are several types of VFCs, being the charge balance 55 and the multivibrator the most common approaches. Although the charge balance VFC is more accurate than its 56 multivibrator based counterpart, the former is also more 57 complex and it demands more power than the latter [2], which 58 provides sufficient accuracy to be used with low cost sensors 59 used in WSNs. Therefore, recently reported low-voltage low-60 power CMOS VFCs are mainly based on an input voltage-to-61

28



Journal : Large 10470	Dispatch : 13-6-2013	Pages : 9
Article No. : 98	□ LE	□ TYPESET
MS Code : ALOG-D-12-02599	🗹 СР	🖌 DISK

62 current converter (VIC) followed by a multivibrator based 63 current-to-frequency converter (IFC) and they operate in 64 single-input mode [3, 4]. However, for certain sensor con-65 ditioning applications, such as the widely used Wheatstone 66 bridge, or for noise rejection, differential signal processing 67 would be desirable. Previous approaches to design CMOS 68 differential VCFs also employ a VIC followed by an IFC 69 approach, being the input differential VIC based on a dif-70 ferential amplifier with voltage controlled gain [5], an 71 instrumentation amplifier [6] or a second generation current 72 conveyor [7]. However, they present serious limitations in 73 terms of input operating range, power consumption or 74 important temperature dependence. Preliminary designs of 75 the structure that is going to be introduced in this paper have 76 been presented by the authors at two recent conferences [8, 9]. 77 In addition, the proposed dVFC is a simplified and revisited 78 version of the VFC presented at another conference [10], 79 advancing towards ultra low-power consumption. Thus, in 80 this final design, the biasing circuit has been improved to 81 show a temperature independent behavior and a global enable 82 has been included to set the system into an extremely low-83 power state while no measure is done. Further, to reduce 84 power, OTAs are the simplest ones and the power manage-85 ment made in the control circuit has been corrected.

86 Therefore, the goal of this paper is the design and 87 complete verification of a novel CMOS differential VFC 88 fulfilling the following major requirements to fit WSN 89 applications: low-voltage, compatible with the single-cell 90 batteries used in the WSN market; low-power, in order to 91 optimize battery life; rail-to-rail operation, since taking 92 advantage of the full  $V_{DD}$  range results in enhanced reso-93 lution in the subsequent digitalization; the output levels 94 have to be compatible with the  $\mu$ C logic levels and the 95 output range must fit typical low-power µC clock fre-96 quencies (4 MHz). Finally, it is desirable that the VFC has 97 temperature compensation and supply regulation to main-98 tain constant sensitivity. Section 2 explains the proposed 99 rail-to-rail temperature and supply independent differential 100 VFC. Section 3 reports the main results obtained for a 1.2-101 V 0.18-µm CMOS implementation and conclusions are 102 drawn in Sect. 4.

### 103 2 Differential voltage-to-frequency converter

104 2.1 Operation principle

The proposed differential voltage-to-frequency converter
(Fig. 1) consists of a differential voltage-to-current converter
(dVIC) followed by a bidirectional current integrator driven
by a voltage window comparator (VWC) control circuit.

109 The input dVIC [Fig. 2(a)], as it will be explained 110 thoroughly in Sect. 2.2, transforms the input signals

🖄 Springer

138

 $V_{in+} = V_{CM} + V_d/2$  and  $V_{in-} = V_{CM} - V_d/2$  into signals 111 112  $V_A = V_{CM} + V_d/4$  and  $V_B = V_{CM} - V_d/4$  at nodes A and B, respectively. Note that the differential input voltages 113  $V_{in+} - V_{in-} = V_d$  must be positive. Therefore a sign cir-114 cuit (explained in Sect. 2.6) can be required. Voltages  $V_A$ 115 116 and  $V_B$  generate across resistor  $R_S$  the current signal  $I_d = V_d/2R_s$ , which is next directly replicated through 117 transistors  $T_3$  and  $T_4$  with a scaling factor given by K:1. 118

The scaled current  $I_d/K$  alternately charges and dis-119 120 charges a grounded capacitor C between the stable limits  $V_L$  and  $V_H$  of a VWC. The comparison results  $V_{CL}$ ,  $V_{CH}$  are 121 driven to a simple NAND-based RS flip-flop, which grants 122 a stable output signal and provides the switching signals 123  $S_{DW}$  and  $S_{UP}$  that drive the gates of cascode transistors  $T_{3C}$ 124 and  $T_{4C}$ , thus determining the direction of the current in the 125 bidirectional current integrator. In this way, a repeated loop 126 is built with a frequency of oscillation given by: 127

$$f_0 = \frac{I_d/K}{2C(V_H - V_L)} = \frac{1}{2C(V_H - V_L)} \frac{V_d}{2KR_s}$$
(1)

### 2.2 Differential voltage-to-current converter

The rail-to-rail dVIC is shown in Fig. 2(a). OTA<sub>VF1</sub> and 131 OTA<sub>VF2</sub> are feedback voltage attenuation OTAs [11], 132 which do not act as voltage followers but attenuate the 133 input signal to keep transistors  $T_1 - T_{1C}$  and  $T_2 - T_{2C}$  in 134 135 saturation region over the complete input range, so that the output current mirroring does not restrict the V-I operating 136 range. To achieve this, let us focus on OTA<sub>VF1</sub>, whose 137 complete scheme is shown in Fig. 2(b). Between the main 138 139 OTA1 non-inverting input –at a voltage  $V_{in+}$  due to neg-140 ative feedback- and node A, an attenuator is introduced, implemented using a non-inverting amplifier stage formed 141 by  $OTA_{aux1} - T_{A1}$ , an input resistor  $R_1$  biased at  $V_1$  and 142 feedback resistor  $R_2$ . By means of a straightforward anal-143 144 vsis, the voltage at node A is

$$V_A = \frac{R_2 V_1 + R_1 V_{in+}}{R_1 + R_2} \tag{2}$$

The voltage level  $V_1$  is fixed to  $V_{CM}$  and resistors are set to  $R_1 = R_2$ , so that  $V_A = V_{CM} + (V_d/4)$ . Similarly, for OTA<sub>VF2</sub>, again selecting the auxiliary voltage level 148  $V_2 = V_{CM}$  and input and feedback resistors  $R_3 = R_4$ , the voltage at node B is 150

$$V_B = \frac{R_4 V_2 + R_3 V_{in-}}{R_3 + R_4} \tag{3}$$

This results in a fully symmetric structure, which 152 maintains at nodes A and B the common mode voltage 153  $V_{CM}$  while the differential voltage  $V_d$  is halved. Therefore, 154 the voltage across resistor  $R_S$  is  $(V_A - V_B) = (V_d/2)$ , and 155 thus, a current  $I_d = V_d/2R_S$  is generated. 156

1	Journal : Large 10470	Dispatch : 13-6-2013	Pages : 9
	Article No. : 98		□ TYPESET
	MS Code : ALOG-D-12-02599	🗹 СР	🖌 DISK

Fig. 1 Block diagram of the proposed differential VFC



Fig. 2 Schematics of a proposed dVFC and b  $OTA_{VF1}$ 





 Journal : Large 10470
 Dispatch : 13-6-2013
 Pages : 9

 Article No. : 98
 □
 LE
 □
 TYPESET

 MS Code : ALOG-D-12-02599
 ✓
 CP
 ✓
 DISK

D Springer

167

168

169

170

171

172

157 As the input of both OTAs in OTA<sub>VF1</sub> swing between 158  $V_{CM}$  and  $V_{DD}$ , they are made up using the simple NMOS 159 input stage OTA shown in Fig. 3, to reduce both, the area 160 and the power consumption. In the same way, as the input of 161 both OTAs in OTA<sub>VF2</sub> swing between GND and  $V_{CM}$ , they 162 are made up of a simple PMOS input stage OTA, formed by 163 the counterpart of the structure shown in Fig. 3. The resistor 164 that makes the voltage-to-current conversion,  $R_{\rm S}$ , is set to  $R_S = 40 \text{ k}\Omega$  and  $R_1 = R_2 = R_3 = R_4 = 25 \text{ k}\Omega$ , as a trade-165 166 off between power and area consumptions.

All OTAs work in the subthreshold region over all the input range to reduce power consumption, and they have a compensation network (a conventional  $R_C - C_C$  network, not shown) to guarantee the system stability, while avoiding peaks in the closed-loop frequency response and underdamped oscillations [12].

#### 173 2.3 Current integrator and control circuit

174 The generated current I<sub>d</sub> is driven through transistors T<sub>1</sub> 175 and  $T_2$ , and replicated through transistors  $T_3$  and  $T_4$  with a 176 scaling factor K:1, being K = 20/3, in order to optimize the 177 power consumption, while obtaining a suitable sensitivity 178 in the dVFC. Cascode transistors are used to improve the 179 current copy, but also because they work as the switching 180 elements controlling the direction of the current: let us 181 assume that the outputs of the VWC are  $S_1 = 1'$  and  $S_2 =$ 182 '0', so that the switching signals that drive the gate of the 183 cascode transistors  $T_{3C}$  and  $T_{4C}$  are  $S_{UP} = V_{REF}$  and 184  $S_{DW} = GND$  respectively. Thus, transistor  $T_{3C}$  is ON and 185  $T_{4C}$  is OFF, so that the current charges the capacitor C until 186 the voltage  $V_{cap}$  reaches the comparison limit  $V_{H}$ . At that 187 moment, the output of the upper comparator changes to '0', 188 what makes the VWC output signals change, being  $S_1 =$ 189 '0' and  $S_2 = 1$ ', and the switching signals  $S_{UP} = V_{DD}$  and 190  $S_{DW} = V_{REF}$ , setting transistor  $T_{3C}$  in OFF and transistor  $T_{4C}$  in ON. Thus, the current discharges the capacitor until 191 192 it reaches the lower limit  $V_{I_{i}}$ , starting again the charging phase. For both the NMOS and PMOS cascode transistors 193 the gate voltage is set to  $V_{REF} = 0.4$  V for simplicity. The 194 integrating capacitor is set to C = 3.125 pF. 195

196 The VWC is made up of two high-speed continuoustime simple differential pairs followed by inverters, shown 197 in Fig. 4, and a NAND-based RS flip-flop. Transistors of 198 the VWC employ minimal length to optimize speed. 199 Comparison limits are set to  $V_L = 0.4$  V and  $V_H = 0.8$  V 200 to keep transistors  $T_3$  and  $T_4$  working in the saturation 201 region. 202

Therefore, taking into account the chosen values, the 203 output frequency in Eq. (1) is now given by 204

$$f_0(MHz) = 0.75V_d(V)$$
(4)

2.4 
$$V_{DD}$$
 and temperature dependence 206

Insensitivity to power supply variations is always desired, 208 but it is even more important in battery operated systems, 209 where the supply voltage continuously decreases. Thus, a 210 simple solution to generate the bias current that reduces the 211 power supply sensitivity is a conventional beta-multiplier 212 referenced self-biasing circuit, shown in Fig. 5, that is used 213 to set  $I_B = 0.5 \ \mu A$  [13]. Taking into account that all tran-214 sistors work in subthreshold region, the current  $I_B$  is given 215 216 by

$$I_B = \frac{nV_T}{R} \ln \alpha \tag{5}$$

218 where *n* is the emission coefficient,  $V_T$  is the thermal voltage (26 mV at room temperature) and  $\alpha = 6$  is the 219 scaling factor between M<sub>4</sub> and M<sub>5</sub>. 220

Note that (5) is, in first order, power supply independent. 221 With respect to temperature,  $I_B$  presents a positive variation 222 due to the thermal coefficients of  $V_T$  and n. This variation 223 can be compensated if the resistor  $R = 115.6 \text{ k}\Omega$  is 224 implemented featuring the same positive variation. The 225 temperature variation of a resistor is given by 226

$$R(T) = R_0 \left( 1 + TC_1 (T - 25) + TC_2 (T - 25)^2 \right)$$
(6)

228 where  $R_0$  is the resistor value at room temperature and  $TC_1$ 229 and  $TC_2$  the first and second order temperature coefficients, respectively. Thus, R is made up with the serial connection 230 of two resistors A and B with different thermal coefficients, 231 being the composite resistor thermal coefficients given by 232

$$TC_{i} = TC_{i,A}(\beta/(1+\beta)) + TC_{i,B}(1/(1+\beta))$$
(6)

where  $\beta = R_{0,A}/R_{0,B}$  is the ratio of resistances at room 234 temperature [14], being i = 1, 2 the order of the temper-235 ature coefficient. The composite resistor is made up with a 236  $(TC_1 = 2.504 \times 10^{-3} \circ C^{-1})$ NWELL 237



🖉 Springer



>	Journal : Large 10470	Dispatch : 13-6-2013	Pages : 9
	Article No. : 98	□ LE	□ TYPESET
	MS Code : ALOG-D-12-02599	🗹 СР	🗹 disk



# **Fig. 4** Schematics of the comparators forming the VWC





Fig. 5 Schematics of the β-multiplier reference circuit

238  $TC_2 = 8.566 \times 10^{-6} \circ \text{C}^{-2}$ ) and a P<sup>+</sup> nonsalicide diffu-239 sion (PND) ( $TC_1 = 1.184 \times 10^{-3} \circ \text{C}^{-1}$ ,  $TC_2 = 7.310 \times 10^{-7} \circ \text{C}^{-2}$ ) resistors, being their ratio  $\beta = 20/17$ , and 241  $TC_1 = 1.791 \times 10^{-3} \circ \text{C}^{-1}$ ,  $TC_2 = 4.355 \times 10^{-6} \circ \text{C}^{-2}$ 242 the composite thermal coefficients, that compensate the 243 temperature variation of  $V_T$  and *n*.

244 The VWC comparison limits,  $V_H$  and  $V_L$ , can be 245 obtained from the generated  $I_B$  as shown in Fig. 5, being 246  $V_L = 8I_BR_L$  and  $V_H = 8I_B2R_L$ . Therefore, to achieve  $V_{DD}$ 247 and T independent comparison limits, the resistors  $R_L$  are 248 implemented with the serial connection of two resistors,  $R_P$ 249 and  $R_N$  with opposite temperature coefficients [9]. This is 250 achieved by implementing  $R_N$  with a high resistive polysilicon (HRP) layer ( $TC_1 = -8.34 \times 10^{-4} \text{ °C}^{-1}$ ,  $TC_2 =$ 251  $1.30 \times 10^{-6}$  °C<sup>-2</sup>) and  $R_P$  with PND, being their ratio that 252 253 immunizes the resistor against temperature variations  $\beta =$ 254 1.5, and the final thermal coefficients  $TC_1 = -2.68 \times$ 

 $10^{-5} \text{ °C}^{-1}$ ,  $TC_2 = 9.08 \times 10^{-7} \text{ °C}^{-2}$ . To generate  $V_H = 255$ 0.8 V and  $V_L = 0.4$  V, the resistor  $R = 100 \text{ k}\Omega$  as a 256 compromise between area and power consumption, and it is implemented with  $R_P = 60 \text{ k}\Omega$  and  $R_N = 40 \text{ k}\Omega$ . 258

With  $V_H$  and  $V_L$  supply and temperature independent, 259 the remaining temperature dependence of the circuit is 260 mainly due to resistor  $R_S$ . Therefore, it is implemented in 261 the same way as  $R_L (R_{PND} = 16 \text{ k}\Omega, R_{HRP} = 24 \text{ k}\Omega)$ . 262

This temperature compensation seems to be highly 263 264 process dependent. However, the value of ten composite 265 resistors  $(R_{PND} + R_{HRP})$  have been measured by using a 4-wires technique, obtaining a 0.13 % dispersion between 266 measured resistors with a maximum deviation of 4.1 % 267 with respect to its nominal value, which shows that there is 268 a need of a gain calibration in a fabricated dVFC. The 269 composite resistors were next tested against temperature 270 271 variations, varying less than 1.6 % over all the temperature range (-40, +120 °C), which proves that the adopted 272 temperature compensation technique is correct. If this 273 technique is desired to be migrated to a different process/ 274 technology, the ratio  $\beta$  among two resistors with different 275 temperature coefficients should be recalculated to obtain a 276 composite resistor that exhibits final first and second order 277 temperature coefficients that minimize the temperature 278 279 dependence.

Note that  $R_1, R_2, R_3$  and  $R_4$  do not need to be temper-<br/>ature compensated neither have accurate specified values280<br/>281because as long as they are well matched their ratio will<br/>remain constant. Therefore they are implemented using a<br/>HRP layer to optimize area.283<br/>283

### 2.5 Power consumption considerations 285

Power consumption is a key parameter in battery operated286systems. Therefore, a power reduction technique based on287the alternate operation of the comparators is introduced by288



Journal : Large 10470	Dispatch : 13-6-2013	Pages : 9
Article No. : 98	□ LE	□ TYPESET
MS Code : ALOG-D-12-02599	🖌 СР	🖌 disk

289

290

291

292

293

294

295

296

297

298

299

300

301 302

Author Proof

### 303 2.6 Sign circuit

remaining inverters.

304 In order to assure the proper operation of the circuit, a sign 305 circuit can be required. It is implemented by means of a rail-torail comparator and transistors acting as switches, as shown in 306 307 Fig. 6. The comparator is made up with an open-loop OTA 308 equal to the one in Fig. 3 but with two complementary dif-309 ferential input amplifier stages in parallel to achieve rail-torail performance, followed by inverters. When  $V_{in1} > V_{in2}$ , 310 311  $V_C = V_{DD} \equiv$  '1' and  $V_{CN} = GND \equiv$  '0', so that T<sub>5</sub> and T<sub>7</sub> 312 are ON and  $T_6$  and  $T_8$  are OFF; therefore,  $V_{in+} = V_{in1}$ , 313  $V_{in-} = V_{in2}$ . Conversely, when  $V_{in1} < V_{in2}$ ,  $V_{in+} = V_{in2}$  and 314  $V_{in-} = V_{in1}$ .

adding transmission gates (as shown in Fig. 4): in the

charging phase, the only comparator working is the high

comparator whereas in the discharging phase, the only one

the VFC into a low-power mode with 180 nW power dis-

sipation most of the time, waking up just to perform the

calibration, frequency measurements and digital conver-

sions, then returning to the sleep mode. The enable acts

mainly in the  $\beta$ -multiplier reference circuit to no generate

the biasing current and the comparison limits, but it also

acts in the first inverter of each of the comparators con-

forming the VWC, fixing the digital state of each of the

In addition, an enable terminal has been included to set

that works is the low comparator.

#### 315 **3** Post-layout results

#### Figure 7 shows the layout of the proposed dVFC, designed 316 in a low-cost 0.18 µm CMOS technology from UMC with 317 318 a single supply of 1.2 V. Power consumption is below 319 $60 \mu W$ (180 nW in power down) and the active area is 320 250 $\mu$ m $\times$ 150 $\mu$ m, dominated by the $\beta$ -multiplier circuit 321 and the capacitors.

322 Figure 8(a) shows the variation of the normalized  $I_B$  and 323  $V_H - V_L$  over the (-40, +120 °C) temperature range:  $I_B$ varies 52.5 pA/ °C while  $V_H - V_L$  varies 29.4  $\mu$ V/ °C. 324 325 Figure 8(b) shows the variation of the normalized  $I_{\rm B}$  and 326  $V_H - V_L$  over a 1.0-1.4 V supply voltage range. In this case 327  $I_B$  varies 4.5 nA/V and  $V_H - V_L$  11.3 mV/V.



Fig. 7 Layout of the proposed dVFC

There are some errors that define the dVFC linearity: the 328 gain or sensitivity error is the deviation in slope of the 329 actual dVFC from the ideal one; the offset error, which is a 330 constant frequency added to the output frequency, com-331 puted as  $(f_{0,sim} (V_{in,min}) - f_{0,the} (V_{in,min}))$ , expressed in Hz 332 where  $f_{0,sim}$  is the simulated value and the theoretical value 333  $f_{0,the}$  is given from Eq. (4); the *relative error*, without offset 334 and gain calibration, computed as  $(f_{0,sim} - f_{0,the})/f_{0,the}$ ; and 335 the main parameter, since it will define the maximum 336 achievable number of bits in the frequency-to-code con-337 version, is the linearity error, which is calculated as the 338 deviation of a straight line passing through the experimental 339 VFC points. As with most precision circuitry, through 340 341 adequate calibration processes gain and offset errors can be trimmed by the user in the microcontroller. However, this 342 does not happen with the linearity error, which is inherent to 343 each VFC topology. The linearity error can be thus con-344 sidered a fundamental parameter, and the smaller the line-345 arity error, the better the VFC. The offset errors are mainly 346 due to mismatching in the OTAs differential pairs as well as 347 to a non-ideal current copy across  $T_1 - T_3$ ,  $T_2 - T_4$ . Gain 348 errors are mainly due to deviations in the charging capacitor 349 C, in the resistors  $R_S$  that converts the differential input 350 voltage into a current and in the resistors  $R_L$  that provides 351 the comparison limits  $V_H$  and  $V_L$  of the VWC, and it is also 352 due to mismatching in the differential pairs of the com-353 parators forming the VWC. Therefore, a calibration with 354 two points can be made in the microcontroller to obtain the 355 356 experimental gain and offset of the dVFC, thus being able to establish the  $V_{in} - f_0$  relationship accurately. 357



Fig. 6 Schematics of the sign circuit

🖉 Springer



1	Journal : Large 10470	Dispatch : 13-6-2013	Pages : 9
	Article No. : 98	□ LE	□ TYPESET
•	MS Code : ALOG-D-12-02599	🗹 СР	🖌 disk



Fig. 8 Normalized  $I_B$  and  $V_H - V_L$  over **a** (-40, +120 °C) temperature range and **b** (1.0, 1.4 V) supply range

At room temperature, with the nominal supply of 1.2 V and a common mode voltage of  $V_{CM} = V_{DD}/2 = 0.6$  V the output frequency varies linearly between 0.0 and 0.9 MHz with a gain error of 2.9 %, an offset error of 2.8 kHz, a maximum relative error of 4.1 %, and a linearity error of 0.002 % for an input range of  $(0.6 \pm 0.6 \text{ V})$ .

Figure 9(a) shows the output frequency  $f_0$  over the input range at different temperatures, from -40 to +120 °C, and Fig. 9(b) shows  $f_0$  over the input range for different supply voltages, being  $V_{CM} = V_{DD}/2$ .

Over all the (-40, +120 °C) temperature range, the 368 369 maximum gain error is 4.5 %, the maximum offset error is 3.1 kHz, the maximum relative error is 8.7 %, and the lin-370 371 earity error remains below 0.014 %. When the system is 372 simulated for 30 % supply voltage variations (1.2  $\pm$  0.2 V), 373 the input range varies accordingly; however, the errors 374 remain bounded: the maximum gain error is 6.1 %, the 375 maximum offset error is 3.8 kHz, the maximum relative 376 error is 8.9 %, and the linearity error remains below 377 0.005 %. In the worst case ( $V_{DD} = 1$  V, T = -40 °C) the 378 linearity error remains below 0.017 %.

The system has also been tested against  $V_{CM} = 0.6 \pm 0.3$  V variations at the nominal  $V_{DD} = 1.2$  V supply voltage. The frequency remains nearly constant with a maximum variation of 0.4 % with respect to the frequency at  $V_{CM} = 0.6$  V.

A Monte Carlo analysis has been carried out varying in 385 3 $\sigma$  the process and mismatch foundry models in order to see the effect of mismatching. For 20 iterations, and over different single and differential input voltages, the variation on the output frequency is on average 3 %, mainly due to variations on the generated current across  $R_s$ .

The main performances of the proposed dVFC are
compared in Table 1 with the few dVFCs encountered in
the literature [5, 6]: exhibit a rather limited input range,
larger errors, higher power consumption and they operate
at higher supply voltages. The proposed dVFC is based on



Fig. 9 Output frequency vs. differential input voltage for  $\mathbf{a}$  (-40, +120 °C) temperature range and  $\mathbf{b}$  (1.0, 1.4 V) supply range

a preliminary design previously reported by the authors [10], however the newer and depurated version of dVFC exhibits a lower power consumption as well as a reduced area because: (i) it uses OTAs with single differential pairs instead of rail-to-rail OTAs, (ii) due to the common mode voltage at nodes  $V_1$  and  $V_2$ , the current across feedback

 Journal : Large 10470	Dispatch : 13-6-2013	Pages : 9
Article No. : 98	□ LE	□ TYPESET
MS Code : ALOG-D-12-02599	🗹 СР	🖌 disk

403 404 405

401 402

Table 1 Comparison of dVFCs

Parameter	[7], 2010	[ <b>6</b> ], 2011	This study
Technology	Commercial devices	0.18 μm CMOS	0.18 μm CMOS
Supply voltage (V)	$\pm 5$	1.8	1.2
Sensitivity (kHz/V)	75	861	750
Input range	0.2 V diff	1.2 V diff	Full range
	$(0.0\pm0.1~\mathrm{V})$	$(1.2\pm0.6~\mathrm{V})$	$(0.6\pm0.6~\mathrm{V})$
Relative error (%)	<51	_	$10.4^2$
Linearity error (%)	-	$0.4^{1}$	$0.014^2$
Power consumption (µW)	_	375	60

Nominal

<sup>2</sup> For 30 %  $V_{DD}$  variation and (-40, +120 °C) temperature range

resistors  $R_1$ ,  $R_2$ ,  $R_3$  and  $R_4$  is halved, (iii) the charging and discharging currents are obtained directly from the V-I converter without using current mirrors. In addition, this dVFC keeps the common mode voltage  $V_{CM}$ , therefore maintaining the same operating conditions for the OTAs. 406 As a conclusion, the proposed dVFC offers high perfor-407 mance characteristics with a compact design.

#### 408 4 Conclusions

409 A simple compact 1.2-V 0.18-µm CMOS differential 410 voltage-to-frequency converter has been presented showing 411 improved characteristics over the state-of-the-art convert-412 ers for low-power sensor interface electronics. This rail-to-413 rail dVFC exhibits low temperature and supply sensitivity, 414 featuring competitive performances with other low-voltage 415 low-power counterparts. The sensitivity and start frequency 416 can be easily tuned. 417

#### 418 References

- 419 1. Meijer, G. C. M. (2008). Smart sensor systems. Chichester: Wiley.
- 420 2. Stork, M. (2006). New  $\Sigma$ - $\Delta$  voltage to frequency converter 421 analysis and applications. Analog Integrated Circuits and Signal 422 Processing, 47(1), 65-71.
- 423 3. Azcona, C., Calvo, B., Medrano, N., Bayo, A., & Celma, S. 424 (2011). A 12-b enhanced input range on-chip quasi-digital con-425 verter with temperature compensation. IEEE Transaction on 426 Circuits and Systems II, 58(3), 164-168.

464

465 466

467

468

469

470

471

4. Wang, C. C., Lee, T. J., Li, C. C., & Hu, R. (2006). An all-MOS high-linearity voltage-to-frequency converter chip with 520-kHz/ V sensitivity. IEEE Transaction on Circuits and Systems II, 53, 744-747.

- 5. McDonagh, D., & Arshak, K. I. (1997). CMOS bridge to frequency converter with gain and offset control. In Proceedings of the 21st International Conference on Microelectronics (ICM) (pp. 689-692).
- 6. Valero, M. R., Celma, S., Calvo, B., & Medrano, N. (2011). CMOS voltage-to-frequency converter with temperature drift compensation. IEEE Transactions on Instrumentation and Measurement, 60(9), 3232-3234.
- 7. Petchmaneelumka, W., & Julsereewong, A. (2010). Enhanced differential voltage-to-frequency converter for telemetry applications. Proceedings of the SICE Annual Conference, 2010, 3155-3158
- 8. Azcona, C., Calvo, B., Celma, S., Medrano, N. (2012) A rail-torail differential quasi-digital converter for low-power applications. In Proceedings of the 3rd Latin American Symposium on Circuits and (LASCAS'12).
- 9. Azcona, C., Calvo, B., Celma, S., Medrano, N. (2012). A novel rail-to-rail differential voltage-to-frequency converter for portable sensing systems. In Proceedings of the 2012 IEEE International Symposium on Circuits and Systems (ISCAS'12) (pp. 1987-1990).
- 10. Azcona, C., Calvo, B., Celma, S., Medrano, N., Antolín, D. (2012) A versatile single/differential quasi-digital converter for portable sensing applications. In Proceedings of the 2012 Int. Instrumentation and Measurement Technology Conference (I2MTC) (pp. 1123-1126).
- 11. Azcona, C., Calvo, B., Celma, S., & Medrano, N. (2011). Highlylinear rail-to-rail 1.2 V-0.18 µm CMOS V-I converter. Electronics Letters, 47(18), 1018-1019.
- 12. Azcona, C., Calvo, B., Celma, S., Medrano, N., & Martínez, P. A. (2013). Low-voltage low-power CMOS rail-to-rail voltage-tocurrent converters. IEEE Transactions on Circuits and Systems I Regular Papers. doi:10.1109/TCSI.2013.2244432.
- 13. Baker, R. J., Li, H. W., & Boyce, D. E. (1998). CMOS: Circuit design, layout and simulation. New York: IEEE Press.
- 14. Gregoire, B. R., Un-Ku Moon. (2007). Process-independent resistor temperature-coefficients using series/parallel and parallel/ series composite resistors. In Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS) (pp. 2826-2829).



474 C. Azcona received the B.Sc. 475 degree in Physics in 2008 and 476 the Ph.D. degree in Physics in 477 2012, both from the University 478 of Zaragoza, Spain. Since 2008 479 she is a member of the Group of Electronic Design at the Aragon 480 481 Institute Engineering for 482 Research (GDE-I3A) of the 483 University of Zaragoza. Her research interests include analog 484 485 and mixed-mode CMOS IC 486 design, low-voltage low-power 487 sensor interfaces and wireless 488 sensors networks.

473



Journal : Large 10470	Dispatch : 13-6-2013	Pages : 9
Article No. : 98	□ LE	□ TYPESET
MS Code : ALOG-D-12-02599	🖌 СР	🗹 DISK

Author Proof

517

518

519

520

521

522

523

388

491



power monolithic sensor interfaces and wireless sensors networks.



holder of four patents. He appears as principal investigator in more

degree in Physics in 1999 and the Ph.D. degree in Electronic Engineering in 2004, both from the University of Zaragoza, Spain. She is a member of the Group of Electronic Design at the Aragon Institute for Engineering Research (GDE-I3A) of the University of Zaragoza. Her research interests include analog and mixed-mode CMOS IC design, on-chip programmable circuits. integrated optical receivers, low-voltage low-

S. Celma was born in Zaragoza. Spain. He received the B.Sc. degree in 1987, the M.S. degree in 1989 and the Ph.D. degree in 1993, all in Physics from University of Zaragoza, Spain. Currently, he is a full professor of the Group of Electronic Design (GDE-I3A) at the Aragon Institute for Engineering Research of the University of Zaragoza. He has co-authored more than 80 technical papers and 270 international conference contributions. He is the

525 than 25 Spanish and international research projects. His research interests include circuit theory, mixed-signal integrated circuits, high-526 527 frequency communication circuits and wireless sensor networks.



531 degree and Ph.D. degree in 532 Physics in 1989 and 1998, 533 respectively, from the Univer-534 sity of Zaragoza (Spain). Cur-535 rently he is an Associate Professor of Electronics at the 536 Faculty of Physics in the Uni-537 538 versity of Zaragoza and a 539 member of the Group of Elec-540 tronic Design (GDE-I3A) at the 541 Aragon Institute of Engineering 542 Research of the University of Zaragoza. His research interests 543 544 include implementation of neu-

N. Medrano received the B.Sc.

ral networks for signal processing, integrated sensor interfaces, wireless sensor networks and intelligent instrumentation.

<u></u> <u>546</u> 547

530

Journal : Large 10470	Dispatch : 13-6-2013	Pages : 9
Article No. : 98		□ TYPESET
MS Code : ALOG-D-12-02599	CP	🗹 disk