

Singapore Management University

## Institutional Knowledge at Singapore Management University

---

Research Collection School Of Information Systems

School of Information Systems

---

11-2009

### Model checking linearizability via refinement

Yang LIU

Wei CHEN

Yanhong A. LIU

Jun SUN

Singapore Management University, [junsun@smu.edu.sg](mailto:junsun@smu.edu.sg)

Follow this and additional works at: [https://ink.library.smu.edu.sg/sis\\_research](https://ink.library.smu.edu.sg/sis_research)



Part of the [Programming Languages and Compilers Commons](#), and the [Software Engineering Commons](#)

---

#### Citation

LIU, Yang; CHEN, Wei; LIU, Yanhong A.; and SUN, Jun. Model checking linearizability via refinement. (2009). *Proceedings of the Second World Congress Eindhoven, The Netherlands, 2009 November 2-6*. 321-337. Research Collection School Of Information Systems.  
**Available at:** [https://ink.library.smu.edu.sg/sis\\_research/5040](https://ink.library.smu.edu.sg/sis_research/5040)

This Conference Proceeding Article is brought to you for free and open access by the School of Information Systems at Institutional Knowledge at Singapore Management University. It has been accepted for inclusion in Research Collection School Of Information Systems by an authorized administrator of Institutional Knowledge at Singapore Management University. For more information, please email [liblR@smu.edu.sg](mailto:liblR@smu.edu.sg).

# Model Checking Linearizability via Refinement

Yang Liu<sup>1</sup>, Wei Chen<sup>2</sup>, Yanhong A. Liu<sup>3</sup>, and Jun Sun<sup>1</sup>

<sup>1</sup> School of Computing, National University of Singapore  
{liuyang, sunj}@comp.nus.edu.sg

<sup>2</sup> Microsoft Research Asia  
weic@microsoft.com

<sup>3</sup> Computer Science Department  
State University of New York at Stony Brook  
liu@cs.sunysb.edu

**Abstract.** Linearizability is an important correctness criterion for implementations of concurrent objects. Automatic checking of linearizability is challenging because it requires checking that 1) all executions of concurrent operations be serializable, and 2) the serialized executions be correct with respect to the sequential semantics. This paper describes a new method to automatically check linearizability based on refinement relations from abstract specifications to concrete implementations. Our method avoids the often difficult task of determining linearization points in implementations, but can also take advantage of linearization points if they are given. The method exploits model checking of finite state systems specified as concurrent processes with shared variables. Partial order reduction is used to effectively reduce the search space. The approach is built into a toolset that supports a rich set of concurrent operators. The tool has been used to automatically check a variety of implementations of concurrent objects, including the first algorithms for the mailbox problem and scalable NonZero indicators. Our system was able to find all known and injected bugs in these implementations.

## 1 Introduction

Linearizability [13] is an important correctness criterion for implementations of objects shared by concurrent processes, where each process performs a sequence of operations on the shared objects. Informally, a shared object is *linearizable* if each operation on the object can be understood as occurring instantaneously at some point, called the *linearization point*, between its invocation and its response, and its behavior at that point is consistent with the specification for the corresponding sequential execution of the operation.

One common strategy for proving linearizability of an implementation (used in manual proofs or automatic verification) is to determine linearization points in the implementation of all operations and then show that these operations are executed atomically at the linearization points [11,2,29]. However, for many concurrent algorithms, it is difficult or even impossible to statically determine all linearization points. For example, in the K-valued register algorithm (Section 10.2.1 of [4]), linearization points differ depending on the execution history. Furthermore, the linearization points determined

might be incorrect, which can give wrong results of linearizability. Therefore, it is desirable to have automatic solutions to verifying these algorithms without knowing linearization points. However, existing methods for automatic verification without using linearization points either apply to limited kinds of concurrent algorithms [30] or are inefficient [29].

**Contribution.** This paper describes a new method for automatically checking linearizability based on refinement relations from abstract specifications to concrete implementations. Our method does not rely on knowing linearization points, but can take advantage of them if given. The method exploits model checking of finite state systems specified as concurrent processes with shared variables, and is not limited to any particular kinds of concurrent algorithms. We exploit powerful optimizations to improve the efficiency and scalability of our checking method.

Refinement requires that the set of execution traces of a concrete implementation be a subset of that of an abstract specification. Thus, we express linearizability as trace refinement of operation invocations and responses from the abstract specification to the concrete implementation, where the abstract specification is correct with respect to sequential semantics. The idea of refinement has been explored before: Alur et al. [1] showed that linearizability can be cast as containment of two regular languages, and Derrick et al. [8] expressed linearizability as non-atomic refinement of Object-Z and CSP models. Some similar approaches [6,10,16] prove linearizability using trace simulation. In this work, we give a general and rigorous definition of linearizability, regardless of the modeling language used, using refinement.

Our model checking method exploits on-the-fly refinement checking (so that counterexamples, if any, can be produced without generating the entire search space, as in FDR [20]), partial order reduction (to effectively reduce the search space), symmetry reduction (to handle large or even unbounded number of processes) and other optimizations. If linearization points are known and can be marked in the implementation, our approach constructs an even smaller search space. Some of the optimizations are specialized for linearizability checking while others are general. The result is a powerful linearizability checking method that is much more efficient than prior work. A model checking tool, PAT [24] (<http://pat.comp.nus.edu.sg>), is developed to provide automated support for this approach. PAT supports an event-based modeling language that has a rich set of concurrent operators. Our engineering effort realizes all these optimizations in PAT. We have used PAT to automatically check not only established algorithms, such as concurrent stack and queue algorithms, but also larger and more sophisticated algorithms that were not formally verified before—the first algorithms for the mailbox problem [3] and scalable NonZero indicators [11]. Both algorithms use sophisticated data structures and control structures, so the linearization points are difficult to determine. The verification details of the two algorithms can be found in [15] and [32] respectively. Counterexamples were reported quickly for incorrect algorithms, such as an incorrect implementation of concurrent queues [21]. Experimental results show that our solution is much more efficient and scalable than prior work [29].

The rest of the paper is structured as follows. Section 2 gives the standard definition of linearizability. Section 3 shows how to express linearizability using refinement

relations in general. Section 4 describes verification and optimization methods. Section 5 presents experimental results. Section 6 discusses related work and concludes.

## 2 Linearizability

Linearizability [13] is a safety property of concurrent systems, over sequences of events corresponding to the invocations and responses of the operations on shared objects. It is formalized as follows.

In a shared memory model  $\mathcal{M}$ ,  $O = \{o_1, \dots, o_k\}$  denotes the set of  $k$  shared objects,  $P = \{p_1, \dots, p_n\}$  denotes the set of  $n$  processes accessing the objects. Shared objects support a set of *operations*, which are pairs of invocations and matching responses. Every shared object has a set of states that it could be in. A *sequential specification* of a (deterministic) shared object<sup>1</sup> is a function that maps every pair of invocation and object state to a pair of response and a new object state.

The behavior of  $\mathcal{M}$  is defined as  $H$ , the set of all possible sequences of invocations and responses together with the initial states of the objects. A history  $\sigma \in H$  induces an irreflexive partial order  $<_\sigma$  on operations such that  $op_1 <_\sigma op_2$  if the response of operation  $op_1$  occurs in  $\sigma$  before the invocation of operation  $op_2$ . Operations in  $\sigma$  that are not related by  $<_\sigma$  are concurrent.  $\sigma$  is sequential iff  $<_\sigma$  is a strict total order. Let  $\sigma|_i$  be the projection of  $\sigma$  on process  $p_i$ , which is the subsequence of  $\sigma$  consisting of all invocations and responses that are performed by  $p_i$ . Let  $\sigma|_{o_i}$  be the projection of  $\sigma$  on object  $o_i$ , which is the subsequence of  $\sigma$  consisting of all invocations and responses of operations that are performed on object  $o_i$ .

A sequential history  $\sigma$  is *legal* if it respects the sequential specifications of the objects. More specifically, for each object  $o_i$ , if  $s_j$  is the state of  $o_i$  before the invocation of the  $j$ -th operation  $op_j$  in  $\sigma|_{o_i}$ , then response of  $op_j$  and the resulting new state  $s_{j+1}$  of  $o_i$  follow the sequential specification of  $o_i$ . For example, a sequence of read and write operations of an object is legal if each read returns the value of the preceding write if there is one, and otherwise it returns the initial value. Every history  $\sigma$  of a shared memory model  $\mathcal{M}$  must satisfy the following basic properties:

**Correct interaction.** For each process  $p_i$ ,  $\sigma|_i$  consists of alternating invocations and matching responses, starting with an invocation. This property prevents *pipelining* operations.

**Closeness.** Every invocation has a matching response. This property prevents *pending* operations.

In addition to these two, liveness property is also important for some critical systems, which guarantees the progress of the systems. Even if the model satisfies linearizability, it may not progress as desired. For instance, even under a fair scheduler Treiber's push/pop [25] might never terminate if there is always another concurrent push/pop. We remark that liveness properties can be formulated as Linear Temporal Logic (LTL) formulae (an example is given at the end of Example 1) and checked using standard LTL model checkers (with or without the assumption of a fair scheduler).

<sup>1</sup> More rigorously, the sequential specification is for a *type* of shared objects. For simplicity, however, we refer to both actual shared objects and their types interchangeably in this paper.

Given a history  $\sigma$ , a *sequential permutation*  $\pi$  of  $\sigma$  is a sequential history in which the set of operations as well as the initial states of the objects are the same as in  $\sigma$ . The formal definition of linearizability is given as follows.

**Linearizability.** There exists a sequential permutation  $\pi$  of  $\sigma$  such that

1. for each object  $o_i$ ,  $\pi|_{o_i}$  is a legal sequential history (i.e.  $\pi$  respects the sequential specification of the objects), and
2. if  $op_1 <_{\sigma} op_2$ , then  $op_1 <_{\pi} op_2$  (i.e.,  $\pi$  respects the run-time ordering of operations).

Linearizability can be equivalently defined as follows: In every history  $\sigma$ , if we assign increasing time values to all invocations and responses, then every operation can be shrunk to a single time point between its invocation time and response time such that the operation appears to be completed instantaneously at this time point [16,4]. This time point for each operation is called its *linearization point*. Linearizability is a safety property [16], so its violation can be detected in a finite prefix of the execution history.

Linearizability is defined in terms of the interface (invocations and responses) of high-level operations. In a real concurrent program, the high-level operations are implemented by algorithms on concrete shared data structures, e.g., using a linked list to implement a shared stack object. Therefore, the execution of high-level operations may have complicated interleaving of low-level actions. Linearizability of a concrete concurrent algorithm requires that, despite complicated low-level interleaving, the history of high-level invocation and response events still has a sequential permutation that respects both the run-time ordering among operations and the sequential specification of the objects. This idea is formally presented in the next section using refinement relations in a process algebra extended with shared variables.

### 3 Linearizability as Refinement Relations

We model concurrent systems using a process algebra extended with shared variables. The behavior of a model is described using a labeled transition system generated from the model. We define linearizability as a refinement relation from an implementation model to a specification model.

#### 3.1 Modeling Language

We introduce the relevant subset of syntax of CSP (Communicating Sequential Processes) [14] extended with shared variables and give its operational semantics. Note that our approach is not limited to process algebra like CSP; it is also applicable to any programming language with formal operational semantics. We chose this language because of its rich set of operators for concurrent communications.

**Definition 1 (Process).** A process  $P$  is defined using the grammar<sup>2</sup>:

$$P ::= Stop \mid Skip \mid e\{assignments\} \rightarrow P \mid P \setminus X \mid P_1; P_2 \mid P_1 \square P_2 \\ \mid P_1 \triangleleft b \triangleright P_2 \mid P_1 \parallel P_2 \parallel \dots \parallel P_n$$

<sup>2</sup> Parallel composition ( $P_1 \parallel P_2 \parallel \dots \parallel P_n$ ) is omitted in the paper since it is irrelevant to our discussion. We include it in our technical report [15].

where  $P, P_1, P_2, \dots, P_n$  are processes,  $e$  is a name representing an event with an optionally attached sequence of assignments to shared variables,  $X$  is a set of names, and  $b$  is a Boolean expression.

*Stop* is the process that communicates nothing, also called deadlock.  $Skip = \checkmark \rightarrow Stop$ , where  $\checkmark$  is the termination event. Event prefixing  $e \rightarrow P$  performs  $e$  and afterwards behaves as process  $P$ . If  $e$  is attached with assignments, the valuation of the shared variables is updated accordingly. For simplicity, assignments are restricted to update only shared variables. Process  $P \setminus X$  hides all occurrences of events in  $X$ . An event is invisible iff it is explicitly hidden by the hiding operator  $P \setminus X$ . Sequential composition,  $P_1; P_2$ , behaves as  $P_1$  until its termination and then behaves as  $P_2$ . External choice  $P_1 \square P_2$  is solved only by the occurrence of a visible event. Conditional choice  $P_1 \triangleleft b \triangleright P_2$  behaves as  $P_1$  if the Boolean expression  $b$  evaluates to true, and behaves as  $P_2$  otherwise. Indexed interleaving  $P_1 ||| P_2 ||| \dots ||| P_n$  runs all processes independently except for communication through shared variables. Processes may be recursively defined, and may have parameters (see examples later).

The most noticeable extension to CSP is the use of shared variables. It has long been known [14] that one can model a variable as a process parallel to the processes that use it. Nevertheless, direct support of variables allows concise modeling and efficient verification. The shared memory contains integer/Boolean variables and arrays, which can be read/written atomically by all processes. Nonblocking algorithms use synchronization primitives such as *compare and swap (CAS)* and *load linked (LL)/store-conditional (SC)*. Our language provides strong support for these synchronization primitives by using conditional choices, which is elaborated in [32]. The complete syntax and formal operational semantics of our language is presented in [23].

The semantics of a model is defined with a labeled transition system (LTS). Let  $\Sigma$  denote the set of all visible events and  $\tau$  denote the set of all invisible events. Since invisible events are indistinguishable, we sometimes also use  $\tau$  to represent an arbitrary invisible event. Let  $\Sigma^*$  be the set of finite traces. Let  $\Sigma_\tau$  be  $\Sigma \cup \tau$ .

**Definition 2 (LTS).** A LTS is a 3-tuple  $L = (S, init, T)$  where  $S$  is a set of states,  $init \in S$  is the initial state, and  $T \subseteq S \times \Sigma_\tau \times S$  is a labeled transition relation.

For states  $s, s' \in S$  and  $e \in \Sigma_\tau$ , we write  $s \xrightarrow{e} s'$  to denote  $(s, e, s') \in T$ . The set of enabled events at  $s$  is  $enabled(s) = \{e : \Sigma_\tau \mid \exists s' \in S, s \xrightarrow{e} s'\}$ . We write  $s \xrightarrow{e_1, e_2, \dots, e_n} s'$  iff there exist  $s_1, \dots, s_{n+1} \in S$  such that  $s_i \xrightarrow{e_i} s_{i+1}$  for all  $1 \leq i \leq n$ ,  $s_1 = s$  and  $s_{n+1} = s'$ , and  $s \xrightarrow{\tau^*} s'$  iff  $s = s'$  or  $s \xrightarrow{\tau, \dots, \tau} s'$ . The set of states reachable from  $s$  by performing zero or more  $\tau$  transitions is  $\tau^*(s) = \{s' : S \mid s \xrightarrow{\tau^*} s'\}$ . Let  $tr : \Sigma^*$  be a sequence of visible events.  $s \xrightarrow{tr} s'$  if and only if there exist  $e_1, e_2, \dots, e_n \in \Sigma_\tau$  such that  $s \xrightarrow{e_1, e_2, \dots, e_n} s'$  and  $tr = \langle e_1, e_2, \dots, e_n \rangle \upharpoonright \tau$  is the trace with invisible events removed. The set of traces of  $L$  is  $traces(L) = \{tr : \Sigma^* \mid \exists s' \in S, init \xrightarrow{tr} s'\}$ .

For example, Fig. 1 shows a LTS<sup>3</sup> generated from *ReaderA* process in Example 1, where  $\tau$  labels are omitted for simplicity. Due to the use of shared variables, a state of the system is a pair  $(P, V)$ , where  $P$  is the current process expression, and  $V$  is the

<sup>3</sup> The dotted circles will be explained in Section 4 and should be ignored for now.




Fig. 1. A LTS Example

current valuation of the shared variables represented as a mapping from names to values. Given a LTS  $(S, init, T)$ , the size of  $S$  can be infinite for two reasons. First, variables may have infinite domains. Second, processes may allow unbounded replication by recursion, e.g.,  $P = (a \rightarrow P; c \rightarrow Skip) \square b \rightarrow Skip$ , or  $P = a \rightarrow P \parallel P$ . In this paper, we consider only LTSs with a finite number of states. In particular, we bound the sizes of value domains and the number of processes by constants. In our examples, bounding the sizes of value domains also bounds the depths of recursions.

**Definition 3 (Refinement).** Let  $L_{im} = (S_{im}, init_{im}, T_{im})$  be a LTS for an implementation. Let  $L_{sp} = (S_{sp}, init_{sp}, T_{sp})$  be a LTS for a specification.  $L_{im}$  refines  $L_{sp}$ , written as  $L_{im} \sqsupseteq_T L_{sp}$ , iff  $traces(L_{im}) \subseteq traces(L_{sp})$ .

### 3.2 Linearizability

This section shows how to create high-level linearizable specifications and how to use a refinement relation to define linearizability of concurrent implementations.

To create a high-level linearizable specification for a shared object, we rely on the idea that in any linearizable history, any operation can be thought of as occurring at some linearization point. We define the specification LTS  $L_{sp} = (S_{sp}, init_{sp}, T_{sp})$  for a shared object  $o$  in the following way. Every execution of an operation  $op$  of  $o$  on a process  $p_i$  includes three atomic steps: the invocation action  $inv(op)_i$ , the linearization action  $lin(op)_i$ , and the response action  $res(op, resp)_i$ . The linearization action  $lin(op)_i$  performs the computation based on the sequential specification of the object. In particular, it maps the invocation and the object state before the operation to a new object state and a response, changes the object to the new state, and buffers the response  $resp$  locally. The response action  $res(op, resp)_i$  generates the actual response  $resp$  using the buffered result from the linearization action. Each of the three actions is executed atomically without being interfered by any other action, but the three actions of one operation may be interleaved with the actions of other operations. In  $L_{sp}$ , all  $inv(op)_i$  and  $res(op, resp)_i$  are visible events, while  $lin(op)_i$  are invisible events.

In a LTS  $L_{sp} = (S_{sp}, init_{sp}, T_{sp})$ , each process  $p_i$  has (a) an idle state  $s_{p_i,0}$ , (b) a state  $s(op)_{p_i,1}$  for every operation  $op$  of object  $o$ , representing the state after the invocation of  $op$  but before the linearization action of  $op$ , and (c)  $s(op, resp)_{p_i,2}$  for every operation  $op$  and every possible response  $resp$  of this operation, representing the state after the linearization action of  $op$  but before the response of  $op$ . Then  $S_{sp}$  is the cross product of all object values and all process states.  $init_{sp}$  is the combination of the initial value of object  $o$  and  $s_{p_i,0}$ 's for all processes  $p_i$ . For  $s \in S_{sp}$ , let  $s_{v_o}$  be the value of object  $o$  encoded in  $s$ ,  $s_{p_i}$  be the state of  $p_i$  in  $s$ , and  $s_{-p_i}$  and  $s_{-p_i, -v_o}$  be



the state  $s$  excluding  $s_{p_i}$  and excluding  $s_{p_i}$  and  $s_{v_o}$ , respectively. The labeled transition relation  $T_{sp}$  is such that for  $(s, e, s') \in T$ , (a) if  $e = \text{inv}(op)_i$ , then  $s_{-p_i} = s'_{-p_i}$ ,  $s_{p_i} = s_{p_i,0}$ , and  $s'_{p_i} = s(op)_{p_i,1}$ ; (b) if  $e = \text{lin}(op)_i$ , then  $s_{-p_i, -v_o} = s'_{-p_i, -v_o}$ ,  $s_{p_i} = s(op)_{p_i,1}$ , and  $s'_{p_i} = s(op, \text{resp})_{p_i,2}$ , such that  $s'_{v_o}$  and  $\text{resp}$  are the new object value and the response, respectively, based on the sequential specification of object  $o$  as well as the old object state  $s_{v_o}$  and the state  $s_{p_i} = s(op)_{p_i,1}$  of process  $p_i$ ; (c) if  $e = \text{res}(op, \text{resp})_i$ , then  $s_{-p_i} = s'_{-p_i}$ ,  $s_{p_i} = s(op, \text{resp})_{p_i,2}$ , and  $s'_{p_i} = s_{p_i,0}$ .

*Example 1 (K-valued register).* We use a shared  $K$ -valued single-reader single-writer register algorithm (Section 10.2.1 of [4]) to demonstrate the ideas above. The linearizable abstract model is defined as follows, where  $R$  is the shared register with initial value  $K$ , and  $M$  is a local variable to store the value read from  $R$ .

$$\begin{aligned} \text{ReaderA}() &= \text{read\_inv} \rightarrow \text{read}\{M = R; \} \rightarrow \text{read\_res}.M \rightarrow \text{ReaderA}(); \\ \text{WriteA}(v) &= \text{write\_inv}.v \rightarrow \text{write}\{R = v; \} \rightarrow \text{write\_res} \rightarrow \text{Skip}; \\ \text{WriterA}() &= (\text{WriteA}(0) \square \text{WriteA}(1) \square \dots \square \text{WriteA}(K-1)); \text{WriterA}(); \\ \text{RegisterA}() &= (\text{ReaderA}() \parallel \parallel \text{WriterA}()) \setminus \{\text{read}, \text{write}\}; \end{aligned}$$

The *ReaderA* process repeatedly reads the value of register  $R$  and stores the value in local variable  $M$ . Event  $\text{read\_res}.M$  returns the value in  $M$ . *WriteA*( $v$ ) writes the given value  $v$  into  $R$ . Event  $\text{write\_inv}.v$  stores the value  $v$  to be written into the register. The *WriterA* process repeatedly writes a value in the range of 0 to  $K-1$ . External choices are used here to enumerate all possible values. *RegisterA* interleaves the reader and writer processes and hides the *read* and *write* events (linearization actions). The only visible events are the invocation and response of the read and write operations. This model generates all the possible linearizable traces.

We now consider a LTS  $L_{im} = (S_{im}, \text{init}_{im}, T_{im})$  that supposedly implements object  $o$ . The visible events of  $L_{im}$  are also those  $\text{inv}(op)_i$ 's and  $\text{res}(op, \text{resp})_i$ 's. For example, the following models an implementation of a  $K$ -valued register using an array  $B$  of  $K$  binary registers (storing only 0 and 1).

$$\begin{aligned} \text{Reader}() &= \text{read\_inv} \rightarrow \text{UpScan}(0); \\ \text{UpScan}(i) &= \text{DownScan}(i-1, i) \triangleleft B[i] = 1 \triangleright \text{UpScan}(i+1); \\ \text{DownScan}(i, v) &= (\text{read\_res}.v \rightarrow \text{Reader}()) \triangleleft i < 0 \triangleright \\ &\quad (\text{DownScan}(i-1, i) \triangleleft B[i] = 1 \triangleright \text{DownScan}(i-1, v)); \\ \text{Write}(v) &= \text{write\_inv}.v \rightarrow \tau\{B[v] = 1; \} \rightarrow \text{WriterScan}(v-1); \\ \text{WriterScan}(i) &= (\text{write\_res} \rightarrow \text{Skip}) \triangleleft i < 0 \triangleright \\ &\quad (\tau\{B[i] = 0; \} \rightarrow \text{WriterScan}(i-1)); \\ \text{Writer}() &= (\text{Write}(0) \square \text{Write}(1) \square \dots \square \text{Write}(K)); \text{Writer}(); \\ \text{Register}() &= \text{Reader}() \parallel \parallel \text{Writer}(); \end{aligned}$$

The *Reader* process first does an upward scan from element 0 to the first non-zero element  $i$ , and then does a downward scan from element  $i-1$  to element 0 and returns the index of last element whose value is 1. Event  $\text{read\_res}.v$  returns this index as the return value of the read operation. The *Write*( $v$ ) process first sets the  $v$ -th element of  $B$  to 1, and then does a downward scan to set all elements before  $i$  to 0. Note that in this implementation, the linearization point for *Reader* is the last point where the



parameter  $v$  in *DownScan* process is assigned in the execution. Therefore, the linearization point can not be statically determined. Instead, it can be in either *UpScan* or *DownScan*. We remark that one liveness property can be verified by model checking  $\Box read\_inv \Rightarrow \Diamond read\_res$  where  $\Box$  and  $\Diamond$  are modal operators which read as ‘always’ and ‘eventually’ respectively.  $\square$

Theorem 1 characterizes linearizability of the implementation through a refinement relation and thus establishes our approach to verifying linearizability. Different versions of this result appeared in distributed computing literature, for example, in Lynch’s book [16], Theorems 13.3-13.5.

**Theorem 1.** *All traces of  $L_{im}$  are linearizable iff  $L_{im} \sqsupseteq_T L_{sp}$ .*

**Proof (sketch). Sufficient condition:** For any trace  $\sigma \in traces(L_{im})$ , because  $L_{im} \sqsupseteq_T L_{sp}$ ,  $\sigma$  is also a trace of  $L_{sp}$ . Let  $\rho$  be the execution history of  $L_{sp}$  that generates the trace  $\sigma$ . We define the sequential permutation  $\pi$  of  $\sigma$  as the reordering of operations in  $\sigma$  in the same order as the linearization actions  $lin(op)_i$ ’s of all operations  $op$  and all processes  $p_i$  in  $\rho$ . If  $op_1 <_{\sigma} op_2$ , the linearization action of  $op_1$  must be ordered before the linearization action of  $op_2$  in  $\rho$ , and thus  $op_1 <_{\pi} op_2$ . It is also easy to verify that  $\pi$  is a legal sequential history of object  $o$ , since the linearization action of every operation in  $\rho$  is the only action in the operation that affects the object state based on its sequential specification, and the order of operations in  $\pi$  respects the order of linearization actions in  $\rho$ .

**Necessary condition:** Let  $\sigma$  be a trace of  $L_{im}$ . By assumption  $\sigma$  is linearizable. We need to show that  $\sigma$  is also a trace of  $L_{sp}$ . Since  $\sigma$  is linearizable, there is a sequential permutation  $\pi$  of  $\sigma$  such that  $\pi$  respects both the sequential specification of object  $o$  and the run-time ordering of the operations in  $\sigma$ . We construct an execution history  $\rho$  of  $L_{sp}$  from  $\sigma$  and  $\pi$  as follows. Starting from the first event of  $\sigma$ , for any event  $e$  in  $\sigma$ , (a) if it is an invocation event, append it to  $\rho$ ; (b) if it is a response event  $res(op, resp)_i$ , locate the operation  $op$  in  $\pi$ , and for each unprocessed operation  $op'$  by a process  $j$  before  $op$  in  $\pi$ , process  $op'$  by appending a linearization action  $lin(op')_j$  to  $\rho$ , following the order of  $\pi$ ; finally append  $lin(op)_i$  and  $res(op, resp)_i$  to  $\rho$ . It is not difficult to show that the execution history  $\rho$  constructed this way is indeed a history of  $L_{sp}$ . Moreover, obviously the trace of  $\rho$  is  $\sigma$ . Therefore,  $\sigma$  is also a trace of  $L_{sp}$ .  $\square$

The above theorem shows that to verify linearizability of an implementation, it is necessary and sufficient to show that the implementation LTS is a refinement of the specification LTS as we defined above. This provides the theoretical foundation of our verification of linearizability. Notice that the verification by refinement given above does not require identifying low-level actions in the implementation as linearization points, which is a difficult (and sometimes even impossible) task. In fact, the verification can be automatically carried out without any special knowledge about the implementation beyond knowing the implementation code.

In some cases, one may be able to identify certain events in an implementation as linearization points. We call these linearization events. For example, three linearization events have been identified in the stack algorithm [2]. In these cases, we can make these events visible and hide other events (including the invocation and response events) and

verify refinement relation only for these events. More specifically, we obtain a specification LTS  $L'_{sp}$  by the following two modifications to  $L_{sp}$ : (a) for each linearization action  $lin(op)_i$ , we change it to  $lin(op, resp)_i$  so that the response  $resp$  computed by this linearization action is included; and (b) all linearization actions are visible while all  $inv(op)_i$  and  $res(op, resp)_i$  are invisible. Let  $L'_{im}$  be an implementation LTS such that its linearization events are visible and all other events are invisible, and its linearization events are also specified as  $lin(op, resp)_i$ .

**Theorem 2.** *Let  $L'_{sp}$  and  $L'_{im}$  be the specification and implementation LTSs such that linearization events are specified as  $lin(op, resp)_i$  and are the only visible events. If  $L'_{im} \sqsupseteq_T L'_{sp}$ , then the implementation is linearizable. Conversely, if the implementation is linearizable, and it can be shown that no other actions in the implementation can be linearization actions, then  $L'_{im} \sqsupseteq_T L'_{sp}$ .*

The proof of the theorem can be found [15]. With this theorem, the verification of linearizability could be more efficient based on only linearization events. However, one important remark is that, as stated in the theorem, to make refinement a necessary condition of linearizability in this case, one has to show that no other actions in the implementation can be linearization points. In other words, the determined linearization points have to be complete. Otherwise, even if the verification finds a counterexample for the refinement relation, we cannot conclude that the implementation is not linearizable since we may have failed in determining all possible linearization events. Examples of implementations modeled using linearization points can be found in [15].

## 4 Verification of Linearizability

This section presents a general algorithm for refinement checking, which is further extended with partial order reduction and other optimizations.

### 4.1 Refinement Checking Algorithm

To establish a refinement relationship, every reachable state of the implementation must be compared with every state of the specification reachable via the same trace. Because of nondeterminism caused by interleaving of multiple clients and invisible events, there may be many such states in the specification. Thus, the specification is normalized, by standard subset construction. A *normalized* state is a set of states that can be reached by the same trace from a given state.

**Definition 4 (Normalized LTS).** *Let  $(S, init, T)$  be a LTS. The normalized LTS is  $(NS, Ninit, NT)$  where  $NS$  is the set of subsets of  $S$ ,  $Ninit = \tau^*(init)$ , and  $NT = \{(P, e, Q) \mid P \in NS \wedge Q = \{s : S \mid \exists v_1 : P, \exists v_2 : S, (v_1, e, v_2) \in T \wedge s \in \tau^*(v_2)\}\}$ .*

Given a normalized state  $s \in NS$ ,  $enabled(s)$  is  $\bigcup_{x \in s} enabled(x)$ . Given a LTS constructed from a process, the normalized LTS corresponds to the normalized process. A state in the normalized LTS groups a set of states in the original LTS which are all connected by  $\tau$ -transitions. For instance, the dotted circles in Fig. 1 shows the normalized

```

procedure linearizability(Impl, Spec)
1. checked := ∅; pending.push((initim,  $\tau^*(init_{sp})$ ));
2. while pending is not empty do
3.   (Im, NSp) := pending.pop();
4.   checked := checked ∪ {(Im, NSp)};
5.   if enabled(Im)  $\not\subseteq$  (enabled(NSp) ∪ { $\tau$ }) then           – C1
6.     return false;
7.   endif
8.   foreach (Im', NSp') ∈ next(Im, NSp)
9.     if (Im', NSp')  $\notin$  checked then
10.      pending.push((Im', NSp'));
11.    endif
12.  endfor
13. endwhile
14. return true;

```

**Fig. 2.** Algorithm: *linearizability*(*Impl*, *Spec*)

states. Notice that, given a trace, the normalized transition relation  $NT$  is deterministic, i.e., for any normalized state  $P$  and any event  $e$ , there is at most one normalized state  $Q$  such that  $(P, e, Q) \in NT$ .

Based on the refinement checking algorithms in FDR [19], we present a modified on-the-fly refinement checking algorithm that applies partial order reduction. We remark that partial order reduction is an effective reduction method due to the nature of concurrent algorithms. Let  $Spec = (S_{sp}, init_{sp}, T_{sp})$  be a specification and  $Impl = (S_{im}, init_{im}, T_{im})$  be an implementation. Refinement checking is reduced to reachability analysis of the product of  $Impl$  and normalized  $Spec$ . Because normalization in general is computationally expensive, our checking algorithm in Fig. 2 performs normalization on-the-fly, whilst searching for a counterexample.

The algorithm in Fig. 2 performs a depth-first search for a pair  $(Im, NSp)$  where  $Im$  is a state of the implementation and  $NSp$  is a normalized state of the specification such that, the set of enabled events of  $Im$  is not a subset of those of  $NSp$  (C1). The algorithm returns true if no such pair is found. If C1 is satisfied, a counterexample violating trace refinement is found. The procedure for producing a counterexample is straightforward and hence omitted. Lines 8 to 12 proceed to explore new states of the product of  $Impl$  and  $Spec$  and push them onto the stack *pending*. Function  $next(Im, NSp)$  returns the children of state  $(Im, NSp)$  in the product, which is the following set,

$$\{(Im', NSp) \mid (Im, \tau, Im') \in T_{im}\} \cup \{(Im', NSp') \mid \exists e, (Im, e, Im') \in T_{im} \wedge \forall s : NSp', \exists s_1 : NSp, \exists s_2 : NSp', (s_1, e, s_2) \in T_{sp} \wedge s \in \tau^*(s_2)\}$$

A new state of the product is obtained by either the implementation taking a  $\tau$  transition (and the specification remains unchanged) or the implementation and the specification engaging the same event simultaneously. To compute  $next(Im, NSp)$  (e.g., calculating  $\tau^*(s_2)$ ), it is necessary to compute the set of states reached by a  $\tau$ -transition from a

```

procedure  $\tau(S)$ 
1. foreach  $P_i$ 
2.    $por := enabled_{P_i}(S) \subseteq \tau \cup X \wedge enabled_{P_i}(S) = current(P_i)$ ;
3.   foreach  $e \in enabled_{P_i}(S)$ 
4.      $por := por \wedge \neg onstack(e) \wedge \forall e' : \Sigma_j, j \neq i \Rightarrow \neg dep(e, e')$ ;
5.   endfor
6.   if  $por$  then return  $\{((\dots ||| P_i ||| \dots) \setminus X), V \mid (P_i, V) \xrightarrow{e} (P'_i, V)\}$ ;
7. endfor
8. return  $\{S' \mid S \xrightarrow{\tau} S'\}$ ;

```

**Fig. 3.** Algorithm:  $\tau(S)$

given state. This function is implemented by procedure  $\tau(S)$  (Fig. 3), which explores all outgoing transitions of  $S$  and returns the set of states reachable from  $S$  via one  $\tau$ -transition. It uses partial order reduction and is explained in the next section.

The *linearizability* algorithm is linear in the number of transitions in the product. Assume both *Impl* and *Spec* have finite states. The algorithm terminates because *checked* is monotonically increasing. The soundness of the algorithm follows from [19]. Because normalization is done on-the-fly, it is possible to find a counterexample before the specification is completely normalized.

## 4.2 Optimizations

Like any model checking algorithm, linearizability checking suffers from state space explosion. This section describes several optimization techniques to solve this problem.

Partial order reduction (POR) is effective for checking linearizability. Our reduction realizes and extends early works on POR for process algebras [28] and refinement checking [31]. The idea of the reduction is that events may be independent, e.g., *read\_inv* of different readers are independent of each other. Given  $P = P_1 ||| \dots ||| P_n$  and two enabled events  $e_1$  and  $e_2$ ,  $e_1$  depends on  $e_2$ , written as  $dep(e_1, e_2)$ , if  $e_1$  and  $e_2$  are from the same process or  $e_1$  updates a variable to be accessed by  $e_2$ , or vice versa. Notice that  $dep(e_1, e_2) \Leftrightarrow dep(e_2, e_1)$ . Two events are independent if neither depends on the other. Because the ordering of independent events is irrelevant to the correctness of linearizability checking, we may ignore some of the ordering so as to reduce the search space. Since interleaving composition is the main source of state space explosion, we consider that *Im* is in the form of  $((P_1 ||| P_2 ||| \dots ||| P_n) \setminus X, V)$ , where  $P_i$  is a process,  $X$  is a set of events and  $V$  is the valuation of the variables. We show how to explore only a subset of enabled transitions and yet preserve soundness.

Function  $next(Im, NSp)$ , which depends on function  $\tau(S)$ , is used to expand the search tree. POR is mainly applied to function  $\tau(S)$ . Because  $\tau$  is applied to the specification or implementation independently, as long as we guarantee that the reduced state graph (of either *Impl* or *Spec*) is trace-equivalent to the full state graph, there is a refinement relationship in the reduced state space if and only if there is one in the full state space. Fig. 3 shows function  $\tau(S)$ . The idea is to identify one process  $P_i$

such that all  $\tau$ -transitions from  $P_i$  are independent of those from other processes, by checking a set of heuristic conditions. Intuitively, a process  $P_i$  is chosen if and only if,

- $enabled_{P_i}(S) \subseteq \tau \cup X$ , i.e., events enabled in process  $P_i$  are all invisible,
- $enabled_{P_i}(S) = current(P_i)$ , i.e., given  $P_i$  and any valuation of the global variables, all events that could be enabled in process  $P_i$  (denoted by  $current(P_i)$ ) are enabled (denoted by  $enabled_{P_i}(S)$ ). This is a sufficient condition to guarantee that an event that is dependent on a transition from  $P_i$  cannot be executed without a transition from  $P_i$  occurring first,
- $\neg onstack(e)$ , i.e., executing  $e$  does not result in a state on the search stack,
- $\forall e' : \Sigma_j, j \neq i \Rightarrow \neg dep(e, e')$ , i.e., all enabled events are independent of events from other process  $P_j$  (denoted as  $\Sigma_j$ ).

If no such  $P_i$  is found, we expand the node with all enabled events (line 8). Following the arguments of [28] and [31], it can be shown that the reduced state graph is trace-equivalent to the full graph.

The above applies POR to  $\tau$ -transitions only. PAT is capable of applying POR to visible events. Because both *Impl* and *Spec* must make corresponding transitions for a visible event, reduction for visible events is complicated. Fig. 4 presents the algorithm, i.e., the refined *next*. If *Im* is not stable (i.e.,  $tau(Im) \neq Im$ ), we apply the algorithm *tau'* (*tau'* is same as *tau* in Fig. 3 except that line 8 returns  $\emptyset$ ) to identify a subset of  $\tau$ -transitions (line 2). If no such subset exists, the pair  $(Im, NSp)$  is fully expanded (line 10). An algorithm *visible* similar to *tau'* is used to check if a given visible event  $e$  is a candidate for POR. Function *processes*( $e$ ) returns all process components (of the composition) whose alphabet contains  $e$ . Firstly, we choose a possible candidate from *Im* using the algorithm *visible*. Event  $e$  is chosen if and only if, for each process in *processes*( $e$ ),  $e$  is the only event from the process that can be enabled, all other enabled events are independent of  $e$ , and performing  $e$  does not result in a state on the stack. Next, we check if  $e$  satisfies the same set of conditions for each state in the normalized state of the specification. If it does,  $e$  is used to expand the search tree at line 9 (and all other enabled events are ignored). In order to find such  $e$  efficiently, the candidate events are selected in a pre-defined order, i.e., events that have the least number of associated processes are chosen first. The soundness proof of the algorithm can be found in our technical report [15].

Our approach works without knowledge of linearization points. Nonetheless, having the knowledge would allow us to take full advantage of POR. Because the linearization points are the only places where data consistency must be checked, we may amend the above algorithm to perform data consistency check at the linearization points. As a result, encoding relevant data as part of the event is not necessary and the model contains fewer events, which translates to fewer traces. Furthermore, because only the linearization points need to be synchronized, we may hide all other events, and turn visible transitions into  $\tau$ -transitions that are subject to POR.

Besides partial order reduction, our approach is compatible with other state space reduction techniques or abstract interpretation techniques. Distributed algorithms and protocols are usually designed for a large (or even unbounded) number of similar processes. They are therefore subject to symmetric reduction [12]. For instance, different

```

procedure next'(Im, NSp)
1. if  $\tau \in \text{enabled}(Im)$  then
2.   nextmoves := tau'(Im);
3.   if (nextmoves  $\neq \emptyset$ ) then return nextmoves;
4. else
5.   foreach  $e \in \text{enabled}(Im)$ 
6.     por := visible(Im, e);
7.     foreach  $S \in NSp$ 
8.       por := por  $\wedge$  visible(S, e);
9.     if por then return  $\{(Im', \tau^*(NSp')) \mid Im \xrightarrow{e} Im' \wedge NSp \xrightarrow{e} NSp'\}$ ;
10. return next(Im, NSp);

procedure visible(Im, e)
1. por :=  $\neg \text{onstack}(e) \wedge \forall e' : \Sigma_j, e' \neq e \Rightarrow \neg \text{dep}(e, e')$ ;
2. foreach  $P_i \in \text{processes}(e)$ 
3.   por := por  $\wedge \text{enabled}_{P_i}(Im) = \text{current}(P_i) = \{e\}$ ;
4. return por;

```

**Fig. 4.** Algorithm: *next'*(*Im*, *NSp*) and *visible*(*Im*, *e*)

writers (i.e.,  $WriterA(i)$ ) in Example 1 are symmetric and therefore, it is sound (subject to property-specific conditions) to only explore one writer and conclude the same for all other writers. If the processes are identical, then it is subject to process counter abstraction. For example, in the concurrent stack algorithm, the processes invoking push and pop are symmetric and therefore, we only keep track of the number of processes, instead of the exact processes. In this way, we may prove the property for arbitrary number of processes. We skip the details due to space constraints.

## 5 Experiments

Our method has been implemented and applied to a number of concurrent algorithms, including *register*—the  $K$ -valued register algorithm<sup>4</sup> in Section 3, *stack*—a concurrent stack algorithm [25], *queue*—a concurrent non-blocking queue algorithm in Fig. 3 of [18], *buggy queue*—an incorrect queue algorithm [21], and *mailbox* and *SNZI*—the first algorithms for the mailbox problem [3] and scalable Non-Zero indicators [11], respectively. Details for verifying these examples can be found in our technical report [15]. Table 1 summarizes part of our experiments, where ‘-’ means out of memory or more than 4 hours, and ‘(points)’ means that linearization points are given.

The number of states and running time increase rapidly with data size and the number of processes, e.g., 3 processes for *register*, *stack*, *queue*, and *SNZI* vs. 2 processes. The results conform to theoretical results [1]: model checking linearizability is in EXSPACE for both time and space. When linearization points are known, the complexity

<sup>4</sup> We extend this example with 2 readers and 1 writer. The correctness is verified using PAT.

**Table 1.** Experiment results on a PC with 2.83 GHz Intel Q9550 CPU and 2 GB memory

| Algorithm  | #Proc. | Linear-izable | Time(sec) | #States | Time(sec) | #States  |
|--|--------|---------------|-----------|---------|-----------|----------|
|  |        |               | w/o POR   | w/o POR | with POR  | with POR |
| 4-valued <i>register</i>                             | 2      | true          | 6.14      | 50893   | 5.72      | 43977    |
| 5-valued <i>register</i>                             | 2      | true          | 44.9      | 349333  | 60.4      | 307155   |
| 6-valued <i>register</i>                             | 2      | true          | 297       | 2062437 | 789       | 1838177  |
| 3-valued <i>register</i> with 2 readers and 1 writer | 3      | true          | 294       | 479859  | 393       | 361255   |
| <i>stack</i> of size 12                              | 2      | true          | 138       | 540769  | 65.9      | 395345   |
| <i>stack</i> of size 14                              | 2      | true          | 411       | 763401  | 99.4      | 599077   |
| <i>stack</i> of size 2                               | 3      | true          | -         | -       | 4321      | 4767519  |
| <i>stack</i> of size 12 (points)                     | 2      | true          | 0.62      | 9677    | 0.82      | 9677     |
| <i>stack</i> of size 14 (points)                     | 2      | true          | 0.82      | 12963   | 1.11      | 12963    |
| <i>stack</i> of size 2 (points)                      | 3      | true          | 1.14      | 10385   | 1.56      | 10385    |
| <i>stack</i> of size 2 (points)                      | 4      | true          | 37.6      | 219471  | 49.4      | 219471   |
| <i>queue</i> of size 6                               | 2      | true          | 134       | 432511  | 86.2      | 343446   |
| <i>queue</i> of size 8                               | 2      | true          | 256       | 104582  | 218       | 938542   |
| <i>buggy queue</i> of size 10                        | 2      | false         | 10.9      | 32126   | 6.87      | 32126    |
| <i>buggy queue</i> of size 20                        | 2      | false         | 52.73     | 105326  | 41.1      | 105326   |
| <i>mailbox</i> of 3 operations                       | 2      | true          | 71.6      | 272608  | 27.8      | 120166   |
| <i>mailbox</i> of 4 operations                       | 2      | true          | 2904      | 9928706 | 954       | 3696700  |
| <i>SNZI</i> of size 2                                | 2      | true          | 1298      | 712857  | 322       | 341845   |
| <i>SNZI</i> of size 3                                | 3      | true          | -         | -       | 6214      | 8451568  |

is still EXPSPACE, but the state space reduces significantly since the state spaces of implementation and specification are smaller. We show that the speedup of knowing linearization points is in the order of  $O(2^{k \cdot 2^n \cdot (k^{2n} - k^n)})$ , where  $k$  is the size of the shared object and  $n$  is the number of processes [15]. Use of partial order reduction effectively reduces the search space and running time in most cases, including *stack* and *queue*, and especially *mailbox* and *SNZI* because their algorithms have multiple internal transitions. For *register*, the state space is reduced but running time increases because of computational overhead. For *buggy queue* [21], the counterexamples (discovered firstly in [7]) are produced quickly after exploring only part of the state space.

Vechev and Yahav [29] also provided automated verification. Their approach needs to find a linearizable sequence for each history, whose worst-case time is exponential in the length of the history, as it may have to try all possible permutations of the history. As a result, the number of operations they can check is only 2 or 3. In contrast, our approach handles all possible interleaving of operations given sizes of the shared objects. Because of partial order reduction and other optimizations, our approach is more scalable than theirs. For instance, we can verify stacks of size 14, which means any number of stack operations that contain up to 14 consecutive push operations.

Experiments suggest that PAT is faster than FDR for systems without variables [22]. Modeling variables using processes and lack of partial order reduction will make FDR even slower. Therefore we skip comparison with FDR on these examples.



## 6 Discussions

In terms of modeling of linearizability, our approach is based on the trace refinement of LTSs, which is similar to [1]. Our refinement checking algorithm is related to existing on-the-fly behavioral equivalence and pre-order checking algorithms (e.g., [19,9]). The non-atomic refinement defined in [8] separates the data explicitly as state-based formalism Object-Z. This modeling requires to have the knowledge of linearization points, and also prevents automatic verification techniques such as model checking to be used.

Formal verification of linearizability is a much studied research area, since linearizability is a central property for the correctness of concurrent algorithms. There are various approaches in the literature, as discussed below.

**Manual proving.** Herlihy and Wing [13] present a methodology for verifying linearizability by defining a function that maps every state of an concurrent object to the set of all possible abstract values representing it. Vafeiadis et. al. [27] use rely-guarantee reasoning to verify linearizability for a family of implementations for linked lists. Neither of them requires statically determined linearization points, but they are manual.

**Using theorem provers.** Verification using theorem provers (e.g., PVS) is another approach [10,6]. In these works, algorithms are proved to be linearizable by using simulation between input/output automata modeling the behavior of an abstract set and the implementation. However, theorem prover based approach is not automatic. Conversion to IO automata and use of PVS require strong expertise.

**Static analysis.** Wang and Stoller [30] present a static analysis that verifies linearizability for an unbounded number of threads. Their approach detects certain coding patterns, which are known to be atomic regardless of the environment. This solution is not complete (i.e., not applicable to all algorithms).

**Model checking.** Amit et al. [2] presented a shape difference abstraction that tracks the difference between two heaps. This approach works well if the concrete heap and the abstract heap have almost identical shapes. Recently, Manevich et al. [17] and Berdine et al. [5] extended it to handle larger number and unbounded number of threads, respectively. Vafeiadis [26] further improved this solution to allow linearization points in different threads. The main limitation of these approaches is that users need to provide linearization points, which are unknown for some algorithms. In [29], Vechev and Yahav provided two methods for linearizability checking. The first method is a fully automatic, but inefficient as discussed in Section 5. The second method requires algorithm-specific user annotations for linearization points, which is not generic.

In this work, we expressed linearizability using a refinement relation. A fully automatic model checking algorithm for linearizability verification is developed and built in a practical tool PAT. Several case studies show that our approach is capable of verifying practical algorithms and identifying bugs inX faulty implementations. Several future directions are possible. Algorithms that accept an infinite number of threads or unbound data structures make model checking impossible. Symmetric properties among threads can reduce infinite number of threads to a small number. Shape analysis can also be incorporated into the model checking to handle unbounded data size.

## References

1. Alur, R., Mcmillan, K., Peled, D.: Model-checking of Correctness Conditions for Concurrent Objects. In: LICS 1996, pp. 219–228. IEEE, Los Alamitos (1996)
2. Amit, D., Rinetzky, N., Reps, T., Sagiv, M., Yahav, E.: Comparison under Abstraction for Verifying Linearizability. In: Damm, W., Hermanns, H. (eds.) CAV 2007. LNCS, vol. 4590, pp. 477–490. Springer, Heidelberg (2007)
3. Arguiera, M.K., Gafni, E., Lampert, L.: The Mailbox Problem. In: Taubenfeld, G. (ed.) DISC 2008. LNCS, vol. 5218, pp. 1–15. Springer, Heidelberg (2008)
4. Attiya, H., Welch, J.: Distributed Computing: Fundamentals, Simulations, and Advanced Topics, 2nd edn. John Wiley & Sons, Inc., Publication, Chichester (2004)
5. Berdine, J., Lev-Ami, T., Manevich, R., Ramalingam, G., Sagiv, S.: Thread Quantification for Concurrent Shape Analysis. In: Gupta, A., Malik, S. (eds.) CAV 2008. LNCS, vol. 5123, pp. 399–413. Springer, Heidelberg (2008)
6. Colvin, R., Doherty, S., Groves, L.: Verifying Concurrent Data Structures by Simulation. *Electronic Notes in Theoretical Computer Science* 137(2), 93–110 (2005)
7. Colvin, R., Groves, L.: Formal Verification of an Array-Based Nonblocking Queue. In: ICECCS 2005, pp. 507–516. IEEE, Los Alamitos (2005)
8. Derrick, J., Schellhorn, G., Wehrheim, H.: Proving Linearizability Via Non-atomic Refinement. In: Davies, J., Gibbons, J. (eds.) IFM 2007. LNCS, vol. 4591, pp. 195–214. Springer, Heidelberg (2007)
9. Dill, D.L., Hu, A.J., Wong-Toi, H.: Checking for Language Inclusion Using Simulation Preorders. In: Larsen, K.G., Skou, A. (eds.) CAV 1991. LNCS, vol. 575, pp. 255–265. Springer, Heidelberg (1992)
10. Doherty, S., Groves, L., Luchangco, V., Moir, M.: Formal Verification of a Practical Lock-free Queue Algorithm. In: de Frutos-Escrig, D., Núñez, M. (eds.) FORTE 2004. LNCS, vol. 3235, pp. 97–114. Springer, Heidelberg (2004)
11. Ellen, F., Lev, Y., Luchangco, V., Moir, M.: SNZI: Scalable NonZero Indicators. In: PODC 2007, pp. 13–22. ACM, New York (2007)
12. Emerson, E.A., Trefler, R.J.: From Asymmetry to Full Symmetry: New Techniques for Symmetry Reduction in Model Checking. In: Pierre, L., Kropf, T. (eds.) CHARME 1999. LNCS, vol. 1703, pp. 142–157. Springer, Heidelberg (1999)
13. Herlihy, M., Wing, J.M.: Linearizability: A Correctness Condition for Concurrent Objects. *ACM Transactions on Programming Language and Systems* 12(3), 463–492 (1990)
14. Hoare, C.A.R.: Communicating Sequential Processes. International Series in Computer Science. Prentice-Hall, Englewood Cliffs (1985), [www.usingcsp.com/cspbook.pdf](http://www.usingcsp.com/cspbook.pdf)
15. Liu, Y., Chen, W., Liu, Y.A., Sun, J.: Model Checking Linearizability via Refinement. Technical Report TR08c, National Univ. of Singapore (May 2009), <http://www.comp.nus.edu.sg/~pat/report.pdf>
16. Lynch, N.: Distributed Algorithms. Morgan Kaufmann, San Francisco (1997)
17. Manevich, R., Lev-Ami, T., Sagiv, M., Ramalingam, G., Berdine, J.: Heap Decomposition for Concurrent Shape Analysis. In: Alpuente, M., Vidal, G. (eds.) SAS 2008. LNCS, vol. 5079, pp. 363–377. Springer, Heidelberg (2008)
18. Michael, M.M., Scott, M.L.: Nonblocking Algorithms and Preemption-Safe Locking on Multiprogrammed Shared Memory Multiprocessors. *Journal of Parallel and Distributed Computing* 51, 1–26 (1998)
19. Roscoe, A.W.: Model-checking CSP. In: A classical mind: essays in honour of C. A. R. Hoare, pp. 353–378 (1994)
20. Roscoe, A.W.: The Theory and Practice of Concurrency. Prentice-Hall, Englewood Cliffs (1997)

21. Shann, C.H., Huang, T.L., Chen, C.: A Practical Nonblocking Queue Algorithm Using Compare-and-Swap. In: ICPADS 2000, pp. 470–475. IEEE, Los Alamitos (2000)
22. Sun, J., Liu, Y., Dong, J.S.: Model Checking CSP Revisited: Introducing a Process Analysis Toolkit. In: ISoLA 2008, pp. 307–322. Springer, Heidelberg (2008)
23. Sun, J., Liu, Y., Dong, J.S., Chen, C.Q.: Integrating Specification and Programs for System Modeling and Verification. In: TASE 2009, pp. 127–135. IEEE, Los Alamitos (2009)
24. Sun, J., Liu, Y., Dong, J.S., Pang, J.: PAT: Towards Flexible Verification under Fairness. In: Bouajjani, A., Maler, O. (eds.) CAV 2009. LNCS, vol. 5643, pp. 702–708. Springer, Heidelberg (2009)
25. Treiber, R.K.: Systems Programming: Coping with Parallelism. Technical Report RJ 5118, IBM Almaden Research Center (1986)
26. Vafeiadis, V.: Shape-Value Abstraction for Verifying Linearizability. In: Jones, N.D., Müller-Olm, M. (eds.) VMCAI 2009. LNCS, vol. 5403, pp. 335–348. Springer, Heidelberg (2009)
27. Vafeiadis, V., Herlihy, M., Hoare, T., Shapiro, M.: Proving Correctness of Highly-concurrent Linearisable Objects. In: PPOPP 2006, pp. 129–136. ACM, New York (2006)
28. Valmari, A.: Stubborn Set Methods for Process Algebras. In: PMIV 1996. DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 29, pp. 213–231 (1996)
29. Vechev, M., Yahav, E.: Deriving Linearizable Fine-grained Concurrent Objects. In: PLDI 2008, pp. 125–135. ACM, New York (2008)
30. Wang, L., Stoller, S.: Static Analysis of Atomicity for Programs with Non-blocking Synchronization. In: PPOPP 2005, pp. 61–71. ACM, New York (2005)
31. Wehrheim, H.: Partial Order Reductions for Failures Refinement. *Electronic Notes in Theoretical Computer Science* 27 (1999)
32. Zhang, S.J., Liu, Y., Sun, J., Dong, J.S., Chen, W., Liu, Y.A.: Formal Verification of Scalable NonZero Indicators. In: SEKE 2009, pp. 406–411. Knowledge Systems Institute Graduate School (2009)