# FOSS EKV2.6 at GitHub

Wladek Grabinski<sup>1</sup>, Marcelo Pavanello<sup>2</sup>, Michelly de Souza<sup>2</sup>, Daniel Tomaszewski<sup>3</sup>, Jola Malesinska<sup>3</sup>, Grzegorz Głuszko<sup>3</sup>, Matthias Bucher<sup>4</sup>, Nikolaos Makris<sup>4</sup>, Aristeidis Nikolaou<sup>4</sup>, Ahmed Abo-Elhadid<sup>5</sup>, Marek Mierzwinski<sup>6</sup>, Laurent Lemaitre<sup>7</sup>, Mike Brinson<sup>8</sup>, Christophe Lallement<sup>9</sup>, Jean-Michel Sallese<sup>10</sup>, Sadayuki Yoshitomi<sup>11</sup>, Paul Malisse<sup>12</sup>, H.J. Oguey<sup>13</sup>, Stefan Cserveny<sup>13</sup>, Christian C. Enz<sup>10</sup>, Francois Krummenacher<sup>10</sup> and Eric Vittoz<sup>10</sup>

<sup>1</sup> MOS-AK Association (EU), <sup>2</sup> Centro Universitario FEI, Sao Bernardo do Campo (BR),
<sup>3</sup> Institute of Electron Technology, Warsaw (PL), <sup>4</sup> Technical University of Crete, Chania (GR),
<sup>5</sup> Mentor Graphics (USA), <sup>6</sup> Keysight Technologies (USA), <sup>7</sup> Lemaitre EDA Consulting,
<sup>8</sup> London Metropolitan University (UK), <sup>9</sup> ICube, Strasbourg University (F), <sup>10</sup> EPFL Lausanne (CH),
<sup>11</sup> Toshiba (J), <sup>12</sup> Europractice/IMEC (B), <sup>13</sup> CSEM S.A., Neuchatel (CH)

# FOSS EKV2.6 Verilog-A

#### OUTLINE

- Moore's Law
- FOSS Modeling/Simulation Flow
- Development of the Compact Models
- EKV v2.6 Model Structure
- Testchip Layout
- Parameter Extraction Methodology
- Electrical Characterization
  - Pinch-off Voltage Characteristic
  - IV and CV Characteristic
  - 1/f Noise Characteristic
- Model Implementation
  - ADMS
  - Qucs Benchmarks
  - FOSS EKV2.6 Verilog-A at https://github.com/ekv26/model
- □ Summary

#### Moore's Law





Moore's Law is the fundamental driver of the semiconductor industry, what's even more important is what it delivers to the end user.

#### Moore's Law (cont.)





The first working monolithic devices (IC) presented by Fairchild Semiconductor on May 26, 1960

The Raspberry Pi Zero is half the size of a ModelA+, with twice the utility. A tiny Raspberry Pi that's affordable enough for any project! (\$5 or even free as early 2016) <www.raspberrypi.org/products/pi-zero>

#### FOSS Modeling/Simulation Flow



- Cogenda TCAD
- DevSim TCAD
- other EM Simulators

- Spice/Verilog-A Simulators
- Verilog-A Standardization
  - ADMS
  - MAPP
- measurements
- parameterization
- other

- Ngspice
- Qucs
- Xyce
- GnuCap
- other

#### **Development of the Compact Models**



Number of DC model parameters vs. the year of the introduction of the model Most recent versions of the BSIM, EKV, HiSIM and PSP models are included

 $\Box$  Significant growth of the parameter number that includes geometry (W/L) scaling

#### **Development of the Compact Models**



- □ Number of DC model parameters vs. the year of the introduction of the model Most recent versions of the BSIM, EKV, HiSIM and PSP models are included
- $\hfill\square$  Significant growth of the parameter number that includes geometry (W/L) scaling
- □ Independent MOSFET model development based on the roots of the semiconductor physics and the design driven EKV modeling methodology
- □ EKV preserves coherent charge-based framework for static/dynamic modeling

#### EKV v2.6 Model Structure



Bulk-reference, symmetric model structure. Drain current expression including drift and diffusion:

$$I_{D} = \beta \int_{V_{S}}^{V_{D}} (\frac{-Q'_{I}}{C'_{OX}}) \cdot dV_{CH} = \beta \int_{V_{S}}^{\infty} (\frac{-Q'_{I}}{C'_{OX}}) \cdot dV_{CH} - \beta \int_{V_{D}}^{\infty} (\frac{-Q'_{I}}{C'_{OX}}) \cdot dV_{CH} = I_{F} - I_{R}$$

where:

$$\beta = \mu \cdot C_{OX} \frac{W_{eff}}{L_{eff}}$$

TTZ

## EKV v2.6 Model Structure (cont.)

Physical model basis leads to accurate description of transconductance-to-current ratio at all current levels allows coherent derivation of all model quantities including static, dynamic and noise modeling aspects.



## Testchip Layout in 180nm CMOS

Type of devices	Parameters	TN1	TN2	TN3	TN4	TN5	TN6
n-channel MOSFETs p-channel MOSFETs T(N/P)1-14	W=0.24 μm; L=0.18 μm (min.size devices) W=3 μm; L=0.18, 0.24, 0.3, 0.4, 0.6, 1.0 μm W=0.24, 0.3, 0.5, 1.0 μm; L=1.0 μm				TN10	TN11	TN12
	W=10 $\mu$ m; L=10 $\mu$ m (max.size devices) 10 parallel fingers of W=5 $\mu$ m, L=10 $\mu$ m W=50 $\mu$ m, L=10 $\mu$ m (wide devices)	TP1	TP2	TP3	TP4	TP5	TP6
CMOS inv. INV1	$W_{N}$ =0.24 µm, $W_{p}$ =0.24 µm, $L_{N}$ = $L_{p}$ =0.18 µm	TP7	TP8	TP9	TP10	TP11	TP12
CMOS ring osc. OSC1	$W_{N}=0.24 \ \mu m, W_{P}=0.24 \ \mu m, L_{N}=L_{P}=0.18 \ \mu m$ 31 stages	INV1	R01	DP1	DN1	DP2	DN2
n <sup>+</sup> -pwell, p <sup>+</sup> -nwell diodes D(N/P)1-2	W=L=100 μ W=10 μm, L=100 μm (10 fingers)	TN13	TP13	TN14	<b>TP14</b>		

Europractice is acknowledged for providing free access to UMC 180 nm CMOS silicon and all corresponding libraries and PDKs for the EKV2.6 test chip design and manufacturing.

#### Parameter Extraction Methodology



- Parameter extraction methodology established for EKV v2.6
- Sequential task performed from an array of transistors in the W/L plane.

#### Pinch-off Voltage Characteristic



- Pinch-off voltage measurement at constant current  $(I_s/2)$
- Gate voltage  $V_G$  is swept and  $V_P = V_S$  is measured at the source for a transistor biased in moderate inversion and saturation
- Effects of short- and narrow-channels are analyzed using the charge-sharing approach.
- Corresponding parameters: LETA and WETA

#### Transfer Characteristics in Saturation



- ID-VG measurement in saturation
  - Determine gate transconductance gm
  - Extract technology current I0, slope factor n a

#### p- and n-MOS IV Characteristics



ID-VG and ID-VD measurements

## CV Characteristics – Extraction of $C_{ox}$



- Split CV measurements
  - CGG total gate capacitance
  - CGC channel capacitance
  - CGB gate-bulk capacitance
- Extraction of gate capacitance Cox
  - Cox obtained in inversion: Cox=CGG, inv(max)/(W·L)

Parameter	Units	NMOS	PMOS
COX	F/m2	8.00E-3	7.80E-3
ТОХ	m	4.31E-9	4.42E-9

## Input Noise Power Spectral Density Svg(f)



- Referring output noise to the input:
  - $S_{VG}(f) = S_{ID}(f)/g_{m}^{2}$
- Extract KF, AF parameters

Parameter	Units	NMOS	PMOS
KF	V2F	6E-25	6E-24
AF	-	0.92	1.33

#### Comparison nMOS-pMOS 180nm CMOS



•Use input referred noise to compare among different devices

- nMOS input referred noise is lower than pMOS @f  $\leq$  250 Hz
- But: ... nMOS has higher corner frequency f<sub>c</sub>.
- "1/f" is not always 1/f !

#### ADMS - Overview



[REF] http:// mot-adms.sourceforge.net

## Qucs EKV2.6 n-MOSFET Long Channel IVs





#### Transfer Ids-Vgs characteristics

Output Ids-Vds characteristics

[REF] http://qucs.sourceforge.net

#### FOSS EKV2.6 Verilog-A Outlook



- EKV RF modeling
- SOI and TFT Technologies
- EKV HV
- Cryogenic electronics
- Ageing, radiation effects, reliability modeling

# FOSS EKV2.6 Verilog-A

#### Summary

- Moore's Law
- FOSS Modeling/Simulation Flow
- Development of the Compact Models
- EKV v2.6 Model Structure
- Testchip Layout
- Parameter Extraction Methodology
- Electrical Characterization
  - Pinch-off Voltage Characteristic
  - IV and CV Characteristic
  - 1/f Noise Characteristic
- Model Implementation
  - ADMS
  - Qucs Benchmarks
  - FOSS EKV2.6 Verilog-A at https://github.com/ekv26/model