

# **ABP : Predictor Based Management of DRAM Row Buffers** Manu Awasthi, David Nellans, Kshitij Sudan, Rajeev Balasubramonian and Al Davis

■ 1 Thread ■ 2 Threads ■ 4 Threads ■ 8 Threads ■ 16 Threads



Results Open Page Close Page Kahn04 TBP ABP 1.6 ghp Baseline aliz Best Policy not aggressive enough at closing row buffers Page Conflict **Pre-charge + RAS + CAS** 225 CPU Cycles Throughput Comparison, 8 Core CMP Exact Miss-High Miss – Low 100% 90% 80% 70% 60% 50% Counter Decrement 40% 30% Predicted Timer 20% or Access Value 10% Initialize at RAS ► RAS ABP Accuracy, 8 Core CMP ► 0-N CAS PRECHARGE References 1.Intel Nehalem datasheet. 2.B. Fanning. Method for Dynamically Adjusting a Memory System Paging Policy, 2003. United States Patent, Number 6604186-B1. **3**.O. Kahn and J. Wilcox. **Method for Dynamically** Adjusting a Memory Page Closing Policy, 2004. United States Patent, Number 6799241-B2

