# ASSASSIN：A CAD System for <br> Self－Timed Control－Unit Design 

Tony M．Carter<br>Department of Computer Science<br>University of Utah<br>Salt Lake City，Utah 84112<br>October 1982


#### Abstract

Many software systems exist for automalically implementing synchronous statemachines． Presented in this paper is a softrare system－Asss SSDi－for the design and automatic layout of self－timed（or speed－independent）control－inits as integrated circuit modules．ASSASSEN provides for the editing of textual descriptions of control－flow，the functional simulation of speed－independent control－uits，and the automatic layout of the implementation as a Path－Programmable Logic（PPL） program．ASSASSIN lises a well－known Lecinique（a oue－hot state encoding）bof implementation of the cortrol－unit Examples are girer ilustrating the specification and implefoentation of simple statemactines．In addition，the desig 5 of a statemachige of interest in the University of Ulak＇s A da－to－Silicon project is carried out．A portion of the A da code for the＂Output Side＂of the Inter－ Net－h odule（INy－OUT），which will eveztually be fabricated as part of the A da－tc－Silicon Project，is converted by hand to ASSASSTN input lormat and fram there to an integrated circuit layout by A SSASSON，thus illustrating the use of ASSA SSTN ir the context of the A deto－Silicon．Project．


Tbis rork was sponsored in pait by the Deiense Advanced Research Projects Agency（DARPA） under contract aurnber KDA 9C3－ど1～が－0！ $1 \leq$ ．

## 1．Introduction

The deveiopment of CAD tools for integrated circuit design has exploited a vast body of knowledge about synchrancus computing systems．Old and new inlegrated circuit technologies bave been vell－ suited for impiementing synchronous conputing systems．The success of these synchrodous systems bas beer prodigious as witeessed by the reant booms in the manufacturing and purchasing of com－ pting systems．Cument research in semionaductor derices is rapidiy headirg tow ard the ability to corstruct computing systems which cperate orojers o．magnitude laster and which are far more com－ plex than those currently asailable．ASSASSIN treats part oí probiem of designing self－timed sys－ tems．

With prajected room－hemperature speeds of logic devices ranging dove to tens of picoseconds of celay lime［3］，it appears that the pesiluate advarced by Seitz in Etapler 7 ol Introduction to VLSI Systems［7］will be borne out．The ccnter．ticn is that the ourrent methots of system symohronization （global clocks）will result in unreliable cirosits as device speeds incmease and as device sritching energies decrease．

If Seitz is indeed right，the newer ard faster integrated drait technologies will require computing systems to be implemented Lising something like＂Sell－Timed＂or＂Speed－ndependent＂logic Ia these types of lcgic，only sequera is of concerc．The actual gate and wiring delays will not affect the function，caly the absolute speed．It should be noted trat ary asynctronous device requires that the

[^0]surroundicg environment to be suitably conditioned so as to tolerate the "un-synchroized" actions of the device.

M uch work has been done in the implementation of synoironous structures in integrated circuits. Computing systerns can be divided into two main parts: control and data-path. Universities and industry alike bave produced many methods for generating symchronous system control, some using the PLA. W ork has and is being done in the automatic generation of synchronons datepaths [9]. While there bave been some successtul efforts to construd self-timed or speed-independent computing systems such as DDM 1 [2] and ILLIAC II [ 2 ], there tas beer very little work done on the implementation of self-himed moputing systems in integrated circuits. This may be because there nere few integrated circuit implementation strategies which readily legt themselves to the construetion of sell-jimed circuits.

The development of Path-Programmable Logic [1] (PPL), a derivative of the Storage/Logic Amay (SLA) [10], has proven to be of great value in the generation of self-timed control in integrated circuits.

ASSASSIN is part of a research effort, beirg pursued at the Uriversity of Utah, to convert Ada programs into integrated circuitimplementations. ASSASSIN transforms the control portions of Ada programs intc their carespmding integrated circuit counterparts. In addition Assissm [1] prorides a software lool for the specification. simulatice and compilation of self-timed control-units to integrated circuit module layouts. As such. it begins to treat some of the low-level problems of self-timed systems design. It uses PPL as the integrated circuit implementation strategy and a cne-bot encodiog of the control states [ 4 ] es a alapping from the specification to the circuit implementation. It allows an implemestation independen specification of control (that is, independent of fabrication technologies and circuit implementalion techniques), and provides functional' simulation capabilities Layout generatior (analogous to the software compiler code generation) results in self-timed circuits which functionally match the results of simulation. Assassin also provides a single, convecient user interiace for all of its functions.

## 2. The Specification of Control Syntax

The specilication of control icr a giver circuit can restl in e labelled, directed graph similar to the one in figure 2-1. There are named rodes whict are called states and labelled directed ares which are called trarsitions. A ssociated $w$ ith states are cperations or cutput rariables. These operations may be functions o! orly the state, or they may be functices of the staie and a boolean function of a set of input variables. Transitions are labelled with a boolean finction of nembers of the set of input variables which dictates the condition Lpor which that tracsition will take place. Iracsitions may also tave associated operations on outputs (M ealy M actires).

The ability to specify strictly sequential control is oertainly essential. Althoight. our current understanding of concurrect processing is very limited the ability to kandle concirent paths of control may also prove to be useful as our understanaing increases. Coreurrescy (in the context of control) can be interpreted is two ways. The first is where two separate machines operate independently, commenicating ria some signalling protocol. The second is where a single machine performs some types of concurtent processing by harirg concurrently executing control paths. The first is handled by taving control-urits composed of multiple state-nachices. In terms of graphs, this implies that one can draw many separate graphs, wrise interconnection is implied by output and input variable naiges. The second is handled by allowizg, within a single state-machine, some notion of forking to begin concurrently executing control paths and a notion of joining to terminate concurrently executing control paths. The aadition of the concepts of FORK and Jow to the graph model of control-flow is illustrated in figure 2-2.

Oetput generation from a cont-cl-init en be either enduring or ephemeral. Enduring outputs


Figore 2-1: A Simple Control-Fiow Graph
are latched and operated on by SET and RESET only. Y hen an anduring output is SET it will remain on until a RESET operation is performed. Ephemeral outputs are gated and remain on only while the required conditicn is met (either residence in a state or execution c' a transition). They are cperated on by HOLD.
Figure 2-3 contaics a control-flow graph which contains all of the features included in the discussioc above. States are represented by rectangles with the name of the state indicated in the upper left cormer, followed by a color. Output generation is indicated by a right-errow. To the left of the right-arrow will be a boolean expression and to the right the operations to be performed and the nemes of the outputs which are to be cperated on. For example, State 9 contains three output operaticrs. The first is urconditioral (it depends only ca the state of the aachine) and causes the eptemeral output "O 1" to be held true. The second is conditional (the boolezr expression is " 13 ") and calses the erduring cutput " 03 " to be SET. The third is also corditional (tiee boolean expression is "IS ORIE") and causes the ephemeral outputs "O2" and "05" to be held true and the enduring output " 0 " " to be RESET.

A lse required in the specification of ocritrol is the concept of an initial state. In the graphs, this is indicated by the arc labelled $M$ asterf.esel which has rostate node at its tail.

In summary, the specification larguage far control should indude the following features:
-the concept of an icitial state.

- simple transitions from one state tc another ( $M O V E$ ),
-tracsitions frcm cne state te razey states (FORK),
-transitions from many states to one state (JoiN).
- outputs controlled only by residence in a state or by the execution of a transition,
- octputs controlled by a boolear combinatice of irputs AND by residence in a state or by Lhe exection of a trarsition,


Figure 2-2: A Coctrol-flow Graph with Concurrency


Figure 2-9: A Complex Control-Flow Graph

```
-arbitrarily complex boolean expressions for conditions (controlling transitions and extput
    generation),
-lambda transitions (rhere the condition is the tautology TRUE),
- ephemeral outputs,
-erduring outputs,
-multiple and varied transitions from a given state,
-multiple and varied transitions to a given state, and
-muliple state-machine control-units.
```

The task now is to codify the points listed above, such as in a grammar in BNF. It poust allow lar all the points listed above while limiting its expressive pow er to those points. The language must be easily parsed and it is desirable that parser generators be used to generate the code for the parser. A bove all, the language should be concise and inteligible to design engineers.

The compiete BNF for the language (which is called CUDL) is included in A ppendix I. The language has the ability to represent each of the points listed above. There are four types of blocks in the language. The first is the controlunit block. This block indicates the name of the overall control-unit and contains STATEX ACHINE blocks. It also includes the speciforion of "global" input expressions which assign boolean expressions to an internal variable which car significanty reduce the size of the code written to describe the control-unit. The names of "global" inputs car be used in the descripticns of transitions and otiput generation. Figure $2-4$ ocatains the CUDL code describing the machine whose graph is in figure 2-3.

```
controluni& CompileTesi9:
inputs: 816 := 11 and (12 or not 13);
    celtifmed stacomachine Testg:
        siarigiate f:
            forkon 81G 10 B,C;
            moveon NOT BIG to Di
            hold 01,02;
            resei 03;
            sa! 04;
        and:
        ctage 8:
            joins C DN I4 RND IS io F:
            joins E on I6 DR IS io F;
            hold D1;
                l& I3 inen set 03:
            |f I4 OR I5 then begin reset 04; hold 02,05; End;
            end;
            state C:
                    moveon NOT 15 to E;
                    joins B on 16 to F doing begin reset 03;
                                    it EIG ihen ses O4; end;
            nold 01;
            ond;
            staie D:
                    moveon ll 10 F dolng set 03;
            ond;
            state E:
                    joins B on TRUE to F;
            end;
            siaie F:
                moveon is io 㿟
            movoon NOT I8 to D;
            end;
        end;
|md.
```

Figure 2-4: CUDL Code Icr the Grapb ic Figure 2-3

Eventually, given an appropriate display devica, a graphical version of this language could be developed and the specification of control could be done in terms of control-flow graphs rather than a textual description of the graph. A project is underw ay to ipplement such a front end to $\mathbf{A s s i s s i n}$ on an A pollo DOMAIN computer.

## 3. The Sirnulation of Control Semantics

Given that the syntax of control-unit specificaticn is defined, the designer must also understand the semantics in order to use the system. The semantics of control is directiy influenced by the implementation strategy selected. Since the specification of control should allow for concurrency within a giver state-machine, a scheme which allows the implementation of such concirrency must be selected. The notion of cencurrency eliminates the possibility of campletely and uniquely encoding the state variables. The one-bot implementation scheme (completely decoded) allows for easy implementation of concarrency. The following discussion is largely based on the assumption that a one-not implementation is used

The specification syntax described in the previous section can be interpreted in three ways. The interpretation depends on the particular mepping strategy being used in the compilation. The three possible types of mapping are syoctronous, asynchronous, end self-timed. In order to allow far all three interpretations to be eventually simulated and compiled, the language includes the concept of a statemactive type. The choice of a state-machine level semantic interpretation is made explicit through the use of the keywords. SELFTIXED, ASYKCHRONOUS, and SYNCHRONOUS. In this way, the user can specify various types of control using the same system. Only the SELFTIERD option is currently implemented in A ssassin.

The simulation of self-timed control can be functional in nature. This functional simulation. prorides krowledge abcut the sequential furction of the circuit since the implementation of the cirovit is such that if sequence is correct, fuction is correct, the user is sure that' the circuit "will work if the environment in which he places it is conditioned to interact in a self-imed manner with the control-wit.

The simulation of synchronous and asynchronous control really requires the use of a detailed liming simulator. This simulater must be able to make acorate delay calculations based on variable gate delays. In the rorld of the integrated circuit. these delays may or may not be easily calculated sinœ long wires and heavy loads will significantly alter the operation of any given gate. Thus, the problem of simulation for these types of systems is much more difficult that for the selftimed systerns.

Tc interpret the semantic actions of the control-rnjt, one must know first the actions to be taken to execute a transition and second how outputs are generated. irarsitions are operations that change the internal state of the machine. Hithough there may be many transitions specified for leaving a given state, it should dever be possible to exectle two transitions concirrently from the same state. Since the cortroi-unit has no cor.trol over the sequence of arrival and the timing of the inputs that trigger trarsitions, the problem of having tro transitions executed simultaneously is inherently a dynamic one and its avoidanoe requires a detailed knowledge of the environmeat into which the control-urit is to be placed. If twio trarsitions were executed simultancously, the result rould be a state-pachine which would be is two sequential and mutually exclusive states at the same time.

The three interpretations of control have somewhat different views of transitions. The one-hat implemertation uses transitions that are essentially handshakes between logically adjacent states. This characteristic can be portrayed by a "toker-passing-machine", with provisions made for the controlled splittirg arid recombiration of tokess (TORK and JOIN). In a transition between state $A$ and state B . state A will first set state B ard ${ }^{\text {r.en state } \mathrm{a}}$ will reset state A . Corsider the case (figure


Figure 3-1: Hanàsbaking States
3-1) where a machine contains four sequential states, $A, B, C$ and $D$. A ssume the machine is currently in state $B$. If a transition is executed, moving from state $B$ to state $C$, botb states $B$ and $C$ will be on during the time it takes state $C$ to reset state $B$. Now, consider what happens if the tracsition from state $C$ to state $D$ can occur immediately after state $C$ is set. If state $C$ car set state $D$ and state $D$ reset state C before state C car reset state B , the machine will be left in a state where both states B and $D$ are on - resulting in a malfinction.

The differences between the three semantic interpretations all center around what to do about this timing problem. In the self-timed apprach, it must be guaranteed that such a maltundico ononot occir. In order to ensure this, the state-macioine aust verify that each trarsition is complete before allowing the cext one. This is done by imposing an additicnal condition on each transition. It.is no langer sufficient just to be in a state for e transiticn to be possible. In addition, all states which could possibly calse a transition to the ourrent state (its predecessors) must also be off. In the asynchronous apprasch, it is assumed that gate delays will be well enough behaved that this problem does not arise. This approach is especially naive in the context of the integrated circuit where gate delays may vary nearly an order of magnitude depending or loadirg. The synchronous approach tries to avoid the problem by recognizing irputs that trigger transitions only at specified times. If the clock period is of the same order as the delays in the faster gates, the problem will not be avcided. Unfortunately, the introduction c! the clock necessarily slows the response of the controlunit. Of the three approaches, only the self-timed approach guarantees a control-unit which cannot malfunction due to internal timing problems.

Looking from inside the contro!-unit. there are two lypes of outputs. The first is the ephemeral or gated output. It is turned on coly while the appropriate conditice is met. The second is the enduring or latched outpct. This type of output is controlled by setting or resetting a latch. and therefore its level is mairtained even after the appropriate conditica has disappeared It is possible, how ever, to place a lateded output in a metastable cordition by trying to set or reset it at the same time, so some care ravest be taken in working with latored outputs.

The generation of outputs fror a contro!-ant is alrays conditional upoc something. Fhat we term as ar urmoditional output is an output that depends coly on being in a particular state or only on a particular transition being executed. What we term as a conditional output depends not only on state or tracsilion, but also on a boolear combination of input variables.

Unccraitional outputs are operated on imenediately upon extry into a state or upon the execution of a transition. Also, ephemeral outplis which are unconditicnally operated on from a state or transition must be released when the state is left or the transition is completed.

Conditional outputs are operated on when the entire sondition becomes true, incuding entry to a state or execution of the appropriate trarsition. A gain, ephemeral outputs which are conditionally operated on from a state or transition nest be released when either the booleac condition is no longer met or the state is left or the transition is completed.

Because of the handstake going on betweer Ingically adjacert sates, there is a small amount of time when the macbine is legally in both states at the same time. This allows for ephemeral outputs to be ORed in a glitch-free manner betweer logically adjacnt states. Enduring outputs controlled by legically adjacent states pose a problem if bcth a set erd reset are attempted at the same time - the output latch will temporarily be placed in a metastable state, possibly adversely affecting the surrocading environruent

Ir ASSASSIN, there is no implicit communication betreen any two statemachines specified as part of the same control-init All such inter-state-maciine communication is accomplished by explicit signalling protocols using inputs to and outpets from the state-machines.

## 4. The Implementation of Control

The actual physical inplementation of control depends on tro factors. the circuit implementation techrique and the watrol-unit implementation technique. The circuit implementation technique should be picked so as to make the physical realization of the control-unit inplementation technique as simple as pessible.

The selection of a control-unit implementation technique depends on the set of features to be implemented Thus, employing FORK and Jow prohibits using a monolithic, completely encoded control-unit. Including FORK and JoIn in a control-init implementation tecbnque requires either a very conplex strategy for spliting out the concurrent setfions of the control into physically (and perhaps logically) separate sections, a partially ercoded scheme where the sequential contral setions are encoded and the concurrent are not, or a completely decoded machine. The one-hot inplemenLation is a cormpletely decoded scheme in wtich Fiork and join are easily inciuded. The tradeoff involved in seleciing the one-bot strategy are discussed by Hollaer [ $\leq$ ].

Besically, the one-hot strategy incolres the we of cne latex. for each state, two gates for each tracsition, a latch or driver for each output, and ce gate lc- each cerdition controllicg conditional outputs from a given state or transition. For complex machines, the automatic full-curtom layout of a one-hot cortrol-unit could be very difficut.

Path-Programrable Logic provides a very regular strictire that is particularly well suited for implementing one-hol contrci-arits. In the mapping of control onle PPL wing a one-hol encoding, a single latch is used for each stale variable. Eact trarsition maps to two PPL row segments, one to set the next state and the other to reset the current state once the next state has been set. In addition. cenplex boolcan conditions on trarsitices (or on octputs) may reouire the introduction of terapcrary gates. In PPL, the AND of several icputs is detected on a single row. The OR is formed on the columirs. For this reason, extra P?L coluans containing temporary variables must be inserted for forming the OR terms of boclear expressions. Outputs are controlled by using a single PPL row to drive all the unconditional ociputs controlled by a state or a transition. Each separate conditicn for controlling conditional outplits ues e single PPL row.

### 4.1. The Implementation of Control: Floor Plan

Hi jt the basic mappirg strategy defired above, we soon see that there are many ways to specify the global crganization or floor plar, of the cortrol-inil. The one selected for wse in ASSASSO ves chosen because it appears to be simple. This Moo: plan (see figure 4-1) has the state latches, temporary variable inverters, and input incerers in a single band across the middle of the control-unit. Output latches and inverters are placed in a band across the top of the control-unit Inputs arrive from the bottorn of the control-unit and outputs are emitted from the top of the control-unit This stachirg of inpuits and outputs results in a significantly smaller area and is a direct consequence of using a PPL-like structure for the eircuit inplementation. State transitions are generated in the
bottom half of the control-unit and boolean expressions ard outputs are generated between the stele latch band and the output bond. it is possible to make other area optimizaticns in the PPL layout of cre-hot control-units.

| OutpatLatches and Gates |
| :---: |
| Boolean Exprestions and Ontput Generation |
| Stake Latches, Input/Temp Gates |
| Transitions |

Figure 4-1: Global Oramization of ASSASSIN Output
This gicbal organization results in a simple PPL generator that needs no routing tools for constracing the conirol-init All the PPL generator has to know is which cells to place and where to place them - an eary problem when compared with routing.

### 4.2. The Implementation of Control: Code Generation

fi e have now almost fully specified the entire system. All that remains is to actually construet algorithons for generating PPL programs that implement the control-anit. The self-timed controlunit requires the use of latches for representing states. These latabes must indicate their change in state after the sel or reset signal has arrived. The PPL cell designed for this purpose is the four-rire latch. It contains cress-coupled NMOS inverters for the latch with inverting-buffered outputs. Thus, this œell carnot signal its change in siate until atter the latch Eias charged state. ASSASSIN can currently generate eitiser a CIF description of the control-orit or a file pritten in Computerision's CADD S2 Exterzal Data Base lormat.

The transitions for a self-timed control-cnit require tro row segtoents. The first senses that the machine is in a certain state - say state A, that all possible predecessor states (states whict could have caused a transition le state h) have beer resel, and liat the condilion for the transition is met If all these conditions are met, the lated for the next state is set. If there are outputs controlled by the transition, an inverter is used to appropriately control output generation from the transition The second row segment detects that the next state has beer. successfolly set and resets state a.

Figure $\leq-2$ illustrates a simple transition between two states. The machine is in state b, baving come from state A. State a has been reset. The firs. row below the state latches performs the "formard" transition, or setting of the next state The ' 0 ' urder the latce for state $A$ detects that state A has beer reset The '1' under the latch for slate 8 detects that state a has been set. The ' 1 ' under the inverter for input [] detects that the input condition has been met and the ' $S$ ' under the latet for state $C$ will set state $c$ when the transition occurs. The secnd row perforns the "reverse" transition,
or the resetting of the previous state The ' 1 ' under the lated for state $c$ detects that state $c$ has been set and the 'R' inder the latch for state $B$ will reset state $B$ wher the forrard transition bas been completed. Completing the operations of botir these rows censtitutes a complete transition.

|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1)111 |  |  |  |  |
|  | A | 11 | 8 |  |  |  |
|  |  | 11121 |  |  |  |  |
|  |  | 11 |  |  |  |  |
|  |  | 1 |  |  |  |  |
| \|G---P-1---1---S| |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

Figare 4-z. A Simple Self-Timed Iransition
A synchronous transitions are different from seli-kimed transitions in that they do nol sease that predecessor siates have been reset. If gate delays are sufficiently non-uniform, a machioe constructed in the esymchronous manner would not function properly. Figure 4-3 show the same section of control es in figure $4-2$, implemented esymehroncusly.


Figure 4-3: A Simple A syochronous Transition
Synctronous transitions are implemerted the same as asyachronols tramsitions, with the exception thal the state latches are replaced by docked Nip-nops. This is illistrated ie figure 4-4.


Figure 4-4: A Simple Syncironous Transition
The folloring discussion explains the ASSASSN compilation of all the oonstruets described by Hollaar [4]. Examples are drawn from the sample control-unit whose fom-graph is contained in figure 2-3. The CUDL code for this cortrol-init is in figure 2—. The complete PPL program for this exariple is in figure $4-5$. The various constructs being discussed entain portions of this PPL program. Row segraents are referred to from left to right in a given row. Row and column numbers
are as labeled in the figures.
Figure 4-6 illustrates the compilation of a move transition (from state a to state D). Rows 17 through 19 contoin the state latches, input gates and temporary gates. I 1 contains " 12 and not 13 ." T2 contains "I4 or I5." T3 indicates that the JOIN transition from states B and c to state F is $\mathrm{a}_{\text {- }}$ rently being taken. 74 indicates that the KOVE tracsition from state $D$ to state $P$ is being taken Row 15 is the forvara trarsition from state A to state $D$. It senses that state $A$ is active by the 1 ' in column 1, that "B1G" is false by the ' 0 ' in colums 2 and 3 , and that state $F$ is inactire by the ' 0 ' in colvm 22. State $D$ is made active by the ' $S$ ' in coleme 17 and the row load is the ' $P$ ' in column 11. The reverse transition in row 14 simply senses with the ' 1 ' in column 17 that state $D$ is active and resets state $A$ with the ' $R$ ' in column 0 .

Scalemi-two loops pose a particular problem. It is possible to get stuck in both states, with no way to get out. Scale-of-two loops therefore require same sort of mutual exclusion on transitions to avoid this problem. Figure \&-7 illustrates the compilatice of a scale-ci-two loap. Row 5 contains the forward transition from state $D$ to state $F$. Note the ' $C$ 's in columes 0 and 22 which detect the predecessors to state D. The ' $\div$ ' in column 18 is used in gereerating the outputs associated with this transition by driving $T 4$ when the transition is in progress. The right segment on row 12 resets state D after the fornard transition to state $F$ hes been finished. N cte the ' 1 ' in coluran 19 which senses that input If has not yet become lalse. This gives the required mutual exclusion of input signals in a scale-cf-two loop. Row 4 contains the Iorward transition from state $F$ to state $D$. The ' 0 ' in colum 19 detects the false state of input if and the other ' 0 's detect the inactivity of the possible predecessors to state $P$. Roor a contaics the reverse trarsition associated ritt the transition from state $P$ to state $D$. The 0 in colurn 15 senses that input 17 is carrently false.

Figure $4-6$ illustrates the FORK transition Irom state 4 to states B and C . Row 13 contains the forward FORK transition. It senses the state $h$ is active, that state $F$ is inactive and that input BIG is true (the ' 1 's in columns 2 and 3). It also sets both states E and c . The reverse Fork transition is in the left segment of row 12. It detects that both states Band C have been acivated and resets state $A$.

Figure $4-S$ shows the Jown transition from states $B$ and $C$ to state $P$. Row 8 implements the forward transition by sersing that the predecessor state ( $A$ ) is inactive, states $B$ and $C$ are active, inputs 14 , IS and I6 are true, and by setting state $F$. The ' + ' in column 14 is used for generating the . outputs associated with the Jom trarsitiot from state $c$. The reverse transition is implemented in row 8 where the actipaics of state $P$ is detected and states E asd C are deactivated (reset).

Figure $4-10$ shevs the cempilation of the irput boolear expression BIG -13 ard (I2 or not [3). The leftmost row segments of rows $2 C$ and 21 ( $1+-1-P \mid$ and $1--P-01$ respectively) compile the subexpression "12 or net 13 ." The - - 'in columr a generate the OR of these two rows into T1. I2 is sensed by the ' 1 ' in colums of row 20 and "not I 3 " is sersed by the 0 ' in cuinm 5 of row 21. To sense "BIG", the program must contain ' 1 's in both colturs 2 and 3. To serse "not BIG" it must contain " 0 's in both columas 2 and 3.

Figure $\leq-11$ shows both conditional and unoodithoral output gereration from states and transitions. Row 22 implements the unconditional olipits controlled by state $h$. The $\because$ ' in collumn 1 senses that state $A$ is active. "be - 's in coilurs 5 and 13 implenent the "HOLD O1,02;" statement, the ' S ' in column 17 implements the "RESET $03^{\prime \prime}$ " statement and the " R ' in column 10 implements the "SET $0 \leq$ " statement. The ' $S$ ' is used to resel a LATCH 2 PPL cell and the ' $R$ ' is used to set it. Roves 24 and 25 irplement the craditional citputs controlled by stete g . Row 24 detects the " 14 or 15 " conditicr and HOLDs 05 and 02 and resets 04 . Rew 25 detects the " 13 " condition and sets 03 . The lest row segment on row 20 ( 11 P ———Si) implements the unconditional output (03) controlled by the JOIN trassition Irom states $B$ and $C$ tuF. Row 26 implements the "il BIG then set O4" statement from the JOIN transition in stale $C$.

```
I-1-1-1-1 |-1 I-1-1-1 |-1 |-1-1-1-1 |-1-1-1-1-1-1
    _ _ - -101-101- _-101-101- _-101-_ - - - 
```



```
    -2-1 1-1 1. - - | 1~1 1- - - - | 1- - . . ...
```








```
    - - : : - : i 1 : - : - 1 - : - - : - - - - - - 
1-11---------+------R-R---+---------5 S-1-1-1-1-1-1
```







```
    1 1 1 1 1 1 1 , 1 1 1 : 1 1 1 1 1 1 1 1 1 1 1 1
```







```
    1:1: 1
```









```
- 1 : - : : : - - ' : : : - : : : O : : - i i
```




```
- i i - 1 : 1 - : , : 1 - - : : - - 1: - 2 1
1-15-2~~----g---------P-g-2-----g-----1-g------1।
-1 1 - 1 1 - - - 1 1 : - - - : - - 1 - - 1 -
|-|1-----------------------------------------
```

Figure 4-5: Sample PPL Prograrn


Figore 4-6: Compilation of the MOVE Transition


Figure 4-7: Corapilaticn of the Scale-od-T wo Loop


Figure 4-8: Compilation of the FORK Transition

## 5. The Assassination of a Control Unit

This secticn illustrates the complete design of a nor-tivial state-machine. The control-unit to be designed comes from the Ada-to-Silicon Proiect underway at the University of Utah. This project has as one of its objectives the automatic trensformation of A da prograras into hardware implementations usirg integrated circuits [5]. The A da-to-Silicon project is using the Internet Protood (see


Figore 4-9: Compilation of the JO IN Transition


Figure 4-10: Compilation of Boolear Expressions - BIG


Figure 4-11: Compilation of Outputs
Portel [6]) as a test vehicle. The Internet Protocol hes beer decomposed into three communicating hardware (and software) submodules [5]. Figure 5-1 illustrates this division. The protocol consists
of N INM _ IN submodules, each of which receives transmitted date and assembles datagrams fram a single local area network, $N$ IN 4 OUT sibmodules, each of which appropriately fragments and transmits datagrams to a single local area netrork, and a single $N N_{1}$ _ ERV sibmodule that interfaces the $N$ INM _ OUT end $N$ INM _ $\mathbb{N}$ submodules to one or more bost computers. The complete A da code describing the iNM _ OUT submodule bas been written and compiled and willis presented in a forthooming report


Figure 5-1: Irternet Protocol Herdware Submodules
The INM - OU' submodule of the Internet Pretocol has been selected as the initial test oase. Preliminary Ade code in the form of a complete task has been written and compiled. any o oct consists of three separate tasks, Main, Read_ Init_ Paraneters and Tracslate_ TOS_ Table. Of these, the tardware architectural gesign tas been ompleted for the Read_ init_ Perameters task. Read_ Init Parameters deals with the initialization parameters of iny - our and loads various registers witt data related to the trarsmission of datagrams through a local area network. Illustrated ic figure 5-3 is a block diagram of the hardware implegentation of this task. Professo Al Davis periormed the mapping of the iritial versior. of Ada code into a block diagram Several modificaticns hare beer made since that tine. The block aarked "Read. Init. Pers - FSM" is the contrel-unit derived fron the A da code for the Read_ Init Parameters task. Figure 5-2 contains the A da code for a section of Read lnit_ Parameters. The complete code is tound in A ppendix.

Figre 5-4 contaius the control llow - - rapt for the Read inil Parameters task as extracted from the A da progran. It shoud be noted that this perticular flow-graph does not wse the FORK and Jons transitions available in CUDL. Indeed. FORK and Join will probably not be used in implementing tasking, but may be used for more fine grained parallelistr based on data independency. A da acopt statements are translated into request-acknowleoge bundsbakes with the appropriate module. These are indicated by the name of the acsept ( $G 0$ or SRV) oncatenated with ".REQ" and "A CK". State RIPO is the initial state of the aacinine and sends initialization signals to several of the datapath modules in the environment of Read init. Parameters. Of particilar interest, the sigaal INITNUMREG.LOD is held during this state. This signal indicales lo the register holding the initialization number to watin the associated threewire bus ano assume its value at all times. Fhen this signal is dropped (in state RIP1), this register latches the value on the bus. Tbe first accept statement ("acept $G O(\ldots)$ ") is begun with the transition from state RIPO to state RIPl.

```
bEin
    eceepr Gol - Get OP Lode froe Mein (Eize of meaovy mddreete)
                mit_nu*_torEeli bil3)
                Peponse: Out ous.fespinem)
            |
```



```
                lor insem in 1 ., imit,num.foreod
                    10%%
```



```
                    EErver,coemend. detum: Erv_comemen;
                    response. 'c,gervery ous oulgremponsel
                    d0
                    Hamery_ cequesit -- Put ghunh oul to ihememory module.
                    rauesi, ror, foreo: => losd_oddrege.
```




```
                #nd 5%Freqs
                end loes:
```



```
                -mevi b ocieif received) from rne memery nodule.
                &or indez in e ..?
                1000
                    Memory_equusil
```



```
                    chunt_of_oddecti_formel => doci, egre,r_delum,
                    oevel.foresi => ociev,resiemers:
                Cose index, (e
```









```
                        ; =octet_regiever: - 3 bite
```




```
                006 2000:
                =- Reod, in &yDe=of=e&rvece vemaglation lable.
                deciere
```





```
                        * locsil_nev. vyon.of. *eruict,row.gize
                        , = e!
            -e.m
            rom_nusber:= = t.
            l&ob - Suver loos reade all rove of Tos ieble.
                col_nuELer : = E: -- Inner loog remde in onerou of tos table,
                    nesory_reouegq1
                    reoueri_ivpe.tarmal => raceive.datwegocld.
```






```
                    inoer:= inden t 1:
```



```
                        cesoonze:= Ebe.sr., cammeng;
```




```
                ron_nucser . = rownnueper t j;
```



```
            晾 lobD; -. End oulor loop.
            end: - - End diciterebleck.
        end Go: -- {nc of init procesemes.
```




Figure 5-2 ADA Codefor Read init Parameters
Note that the condition for the trarsition includes. in additice to GOREQ. INITNUM.REGDON and INITNUM.CTR.DON. The machine cannot proced until it is sure that the initialization number register contains the correct value and the associated counter has been reset. In state RIP1, the machine begins the second accept loop. When the SRV.REQ signal arrives, a transition is made to


Figure 5-3: Block Diagram of Read_ Inil Parameters


Figure 5-4: Control Flow-Gropb for Read_ Init_ Parameters
state RIP2, where the counter is incremerted (indicatirg that another byte of address is to be transmitted to the memory module), and a request-acknowledge handstake is performed between READ_ INIT_ PARS and the pemory module. The siged $M E A$.SEND ladicates to the memory that it is to recejve data. W her the counter bas been incremented (INITNUM.CTR.DON) and an acknowiedgement from the memory ( $M E M A C K$ ) have been receired, a transiticn is made to state RIP2. State RIP2 terminates the handstake ritt the INU _ SRV module by asserting the signal SRV.ACK. Once both SRV.REQ and MEM.ACK have been lowered, the output of the comparator between the initialization counter and register is examired. One of the two transitions from state RIP2 is executed based on the value of INITNUM.CMP.EQ. If INITNUN.CMP.EQ is on, the initialization loop is terminated If it is off, the initialization loop is continued.

The memory module now bas the complete address of the parameter block which needs to be fransmitted to INM_OUT. State RIP3 begins an interaction between the memory module and Read Init Parameters that loads a set of registers appropriately. The handshake with the memory module is begun by holding MEM.REQ. At the same time, the register counter (which was initialized to 7) is incremented (and is now 0). When ar acknowledgement is received from the mernory ( $\mathrm{N} E \mathrm{M}$ ACK), and the register counter is finisbed conting up by one, a transition is made to state RIP $\leqslant$ where the signal REG.DECODE.ENA signals the apprcpriate latch to gate in the value from the memory bus. $M E M . R E Q$ is left on bere so that the valid data on the memory bus does not disappear before it can be lathed. Fi ben the appropriate register signals that it tas the data loaded (REG.ACK). a transition is made to state RIPS. Fi ben the remory acknowledges the termination of a transmission cycle ( $n c t$ MEM.ACK), a comparator wilh the register counter is made to see if all required registers have been loaded (REG.CTR.EQ7). If Lch, the loop is repeated, incrementing the register counter each time. II so, a transition is made to state RIP6 and the processing of the Type-of-Service (TOS) tis be is periormed.

The typeof-se e table is to be a linear artay of registers (or ram olls), indexed by row and colum. Iritially this indexing was done via a muliplication (in the A da code). It was replaced with a docbly nested loop to make the hardware implementation easier' and more straightforward. In state RIP6, the type-ol-serrice coilumn ocurter and type-ci-serice address counter are incremented. They were icitialized to their maxiraum value in state RIPO. At the same time, a bandshake wite the menory module is begun (by raisirg XEM.REQ) Ff hen the memory has placed the data on the line and replied by Lsing MEN.ACK, and when the two cinters, TOS.COL.CTR and TOS.ADR.CTR bare been incremented. a trarsition is made to state RIP7. Here the TOS table is signalled to load the ralue from the memory bus (TOS.REG.LOD). MEM.REQ is held high so thai the data on the memory bus remairs valid. K hen the date is in the TOS table, TOS.REG.DON is asserted and the next state becones RIPE. This state teminates the bandshake with the memory module. When the acknowledgenent from the memery arrives, if all columns in the carrent TOS Lable entry have been processed, a tracsition is made to state RIPs to proceed to the next TOS table entry. [f more colurns in the eritry need to be processed, the IOS.COL.CNP.EQ signal will be false and the trapsition from state RIPR to state RIP6 will be taker.

In state RIP9. the colum comier (TOS.COL.CTR) is cleared and the row counter (TOSROH.CTR) is ingemented. Wher these two operaticts are complete, the next state becomes RIPA where a check is performed to see o! the entire TOS table has been loaded. If it has not. TOS.ROTI.CNP.EQ rill be faise and the a transiticn cans from state RIPA to state RIP6. If TOS.ROK.CMP.EQ is trie, the output GO.ACK is asserned, terminating the "A coept GO (...)" statement. Wi ben GO.REQ is lowered, the next state becones RIPO to begir over again when necessary. Figure 5-5 conlains the CUDL code for the Kead_ Init_ Parameters state rechine.

The CUDL code in figure $5-5$ was run through ASSASSIN. The code was simulated to verify that it matched the flow-graph; the associated PPL program was ther generated through compilation of the CUDL code. Figure $5-6$ contains a plot of tine PPL prograra Ior the Read_ Init_ Parameters control.

```
ContrelUniq ReadlnitParms:
S1atekachine RIP:
    SuariSiate RIPE:
        moveon GO_Rea ond (InITNum_REG_DON And Ini|Num_CTR_OON) to RIPI:
        hold InitNum_fTR_ELR, InITKU⿴_REU_LOD, REG_CTR_MAX;
        holध TOS_EOI_ETR_MRX, TOS_ROM_ETR_ELR, TOS_ROR_ETR_MAX;
    ond;
    sqaqe RJP1:
        moveon SRV_Req to RIP1F;
    end;
    STA&- RIPIRI
        movaon חEM_AEK and Inl&Kum_ETR_DOK {O RIPZ;
        holब MEH_Req, MEK_Send, InliNum_CTR_INL;
        sot CO_Response;
    -na;
    sta&eRIP2:
        movean not SRV_Req and (not nEK_REk and Ini{NUm_EMP_EQ) to RIP3;
        moveon not SRV_Reg and (no: MEK_fek and no: initNum_CMP_ER) to RIPl;
        hold SRY_REK;
    and;
    EIETE RIPg:
        moveon MEM_REK And Reg_CTR_DON it RIPG;
        hoso mEN_Req, Reg_CTR_INE;
    end;
    Elale RIPE:
        moveon Reg_REK to Rip5;
        hold MEM_R\bulletq, Reg_Decode_ENA;
    end;
    si\Deltat| RIPS:
        moveon Reg_CTR_EQ7 and no: MER_Ack 10 RIPE;
        moveon nol Reg_CTR_EQ7 End nei KEn_REK to RIP3;
    end;
    state RIPE:
        moveon MEM_AEK and (TOS_COI_CTR_DON ana TOS_RUR_CTR_OON) io RIP7;
        HOIO NEM_R@G, TOS_EOI_EFR_INC, TOS_FUR_ETR_INE;
    end;
    state RIP7:
        mOVEON TOS_REg_ODN tO RIFB;
        hold TOS_R@g_LDO, MEM_ROQ:
    enc;
    state RIP8:
        moveon no: MEM_AEk and TOS_COI_CMP_EQ IO RIPS;
        moveon not MEH-AEr and not TOS_CEI_CKP_EQ to RIPG;
    end;
    suate RIPQ:
        HcveOr. TOS_COI_CTR_COH and TES_PCy_CTR_OON to RIPR;
        hold TOS_CDI_ETR_MAX, TOS_ROM_ETR_INE;
    end;
    sIA!E R!PR:
        NCveon no: TCS_ROU_CMP_EQ IO RIPE;
        moveon no: GQ_हैeq to RIPQ:
        if TOS_RON_ERP EQ then hold CO_RCK;
    end;
end;
end.
```

Figure 5-5: CUDL 气ode for Read_ Irit_ Parameters Coztrol
Figure 5-7 shows the composite layout.
The compilation of the control unit took approximately 2 minutes of DEC-System 20 CPU time The resulting circuit is 2028 mierons by 1050 microns ( 39 PPL columers by 30 PPL rows using 6micicr geometry). The datapath related to the Read Int- Paramelers tesk cannot be layed out until the relationship of some of the registers, which represent global variabies (with respect to

## AsSassin



Figure 5-6: PPL Program for Read_ Init_ Parameters Control
(1)

Figure 5-7: Comporite Laycis Ay05) for Read_ Init_ Parameters Control

Read Inil Parameters), with other associated control and datapath elements has been established.

## 6. Conclusions

A SSASSIM demonstrates several significant points.

1. Control can be specified at an abstract level and then automatically and easily imple raented as an integrated circuit module. It is possible to map contrcl specified at even higber levels of abstracticn to something A SSASSIN understands, thereby enabling us to make progress tow ard a true silicos compiler. Such work is reported in [11].
2. Sell-timed (or asynchroncus) control-anits with concurrency can be easily implemented. ASSASSIN shows that the control for self-timed machines can be designed with relative ease.
3. The successful use of Path Programable Lagic in A SSA SSIN shows that PPL has great value as a circuit implementation technique, at least for this type of control-unit This alsc shows that PPL is indeed amenable to the develcpment of sophisticated CAD tools that use it as the underlying circuit implementation techrique.
4. The mapping of $A$ da's rich set of cortrol constructs is very straightforward as ilIustrated by the generation of the control for the Read-Init- Parameters teskASSASSDN represents a step formard in the design of integrated circuits by allowing higb level descriptions of integrated circuit modules te be automatically compiled to a layout.

## 7. A cknowledgements

I would like te acknow ledge the help of Dr. Lee H cllear witheut whose ielp and encouragement this rook would not have been done. The vork of Dr. Kent Smith or the development of PPL is greatly afprecizted. Ackncwledgements are also due te Dr. Ellictt Organick, Dr. Alan Davis, Dr. Gary Lindstrom, and Dr. Alan Hayes for work on developnent of the example of the transformation of A da to a tardware module.

## L The Syotar for ASSASSIN

The following is a BNF description of CUDL - the Control Unit Description Language. The fod lowing are to be used in understanding this description:


```
<transition-statement>:= <transition-op> <transition>
<transition-OD>> := MOVEON | FORKON | 
<transition> . := <condition> TO <state-name-list> : |
    <condition> TO <state-name-list>
                                    OOING <action-statement-}ist> :
<action-statement-|ist>: = <action-statement> |
    BEGIN {<action-statement> ;} END
<action-statement> := <ection-op><<output-list>|
    <it-action-statement>
<acti.On-op> := HOLD| SET | RESET
<Output-list> := <output-name>, <output-|ist> |
    <output-name>
<output-name> := <identifier>
<if-action-statement> := IF <condition> THEN ..
                            <action-statement-list>:
```

II Ada Code for the Read_ Init_ Parameters Task of the $\mathbb{N} M$ _ OUT Submodule

```
separate (In@_Out_Module)
fask body fead_Inli_Parametars is
    - Accessed giobals:
    -* number_of_loca!_net_iyoes_of_service: octet_type
    _ local_net_type_of_sarviee_tabie_rom_size: octet_type
    - tas_table: DEtet_but&er_type
    -- Local variable declaratlon:
    ---------m--n-----m
    -* The foliowing veriable is cammenied out. Il afpeared only in the
    = "high-level" used io reas in the TOS qable. See belou.
    number_of_tos_iabla_dctetm: integer range 2 ...max_tos_iable_size - i;
    octet_register: octet_type;
begin
    loop
        aceept Eul
            in!1_num_formal: bil3;
            -esponse: out out_responst)
                do
                response:= steni_ok; -- Rleo marans initmok.
```



```
                -- bese address in memery ihet holds the initiElizsiton parametere
                -a and sends inese chunks to the nemory module.
                for index in l .. initmnum_formal
                loop
                oEctpt Srv_req! -- Gei mext mddrege
                                    -= chunk frot ihe
                                    -= Server hodula.
                                    Eerver_command_daium: sfv_comasnd;
                                    response_io_gerver: ou:out_fesponsel
                do
                        Mesory_requegil -- Put ehunk out to
                                    -- the Memory modula.
                                    request_iyps_lormel => load_addrest,
                                    chunk_of_do&regx_lormal => server_commane_delum,
                                    OE1!i_forma\ = \ doni_care_ociel);
                end Spu_rea;
```

```
    eng Ioop;
    - Get tha 6 individual initiallzation parameterg (eoniainud ln qhe
    - next 8 octeis received) from the kemory hodule.
    for index In 1 .. 8
    loop
        Nomory_request {
            request_type_lormal => recelve_detum_octet,
            ehunk_of_Address_formal m> dont_care_x_dstum,
            Dete1_formel => octelgregisier);
        ease index is
        when ! => IMm_max_gecket.lo := ociti__reglstar;
        when 2 E> In@_mex_pefkei.hi :E OEtBi_megisieri
        when 3 = \ ing_oboress_length b= ociet_register;
        whon { = > Ine_ilme_out.lo i= ociet_reglvier;
        when 5 = > |nm_tlme_out.hl t= ofiei_regleter;
        when 5 => acx_type :m octetgregietert
        whon 7 = > local_ne1_type_of_sorvice_table_rou_sizo
        f= oct@i_registor;
        whon 8 = > nunber_of_local_net_types_ot_EOrvici
                        : c octot_rogistor:
        end case;
        end lDOD;
    -r Read in type of service translation iable.
    declare
    row_number: integer range
                            0... numbin_of_local_net_types_of gorvice;
        col_number: ifteger range
```



```
    index: integer range
                            0 .. number_o4_lDeal_net_types_oif service
                * loca!_net_iype_of_gervice_ron_size
    begin
        rou_number : = e;
        loop
            col_number : = 0;
            ro0p
                    reauest_iype_formal ' => recejve_deium_octet,
                    chunk_oí_dedfess_formal = > don:_eape_x_daium,
                    ociei_formal = > ios_iable\overline{(index));}
                col_number := col_number + i;
                exil when col_number = locil_riet_type_of_servict_mow_size;
                index := index + di
                |f index > max_los_table_size then
                    response : = bad_srv_comoand;
                        relurn; -- Exit the eurrent secept siavigent.
                and it;
            end loop; -- End inner loop.
        row_number : = rou_number + 1;
        exit when rou_number = number_ot_types_ot_service:
    end loop; - End Du\er loop.
    end; - Enc declare block.
#ns Co; -- End of inli grocersing.
ens loop; -- End ot outer-mose(infinlit)
end Road_In:i_Parameters;
```


## References

1. T. K, Certer, "ASSASSIN: An Assembly, Specification and Analysis System for SpeedIndependent Control-Unit Design in Ialegrated Circuils Using PPL," Mester's Lhesis, Department of C orpputer Science, Uiversity of U tat, June 1982.
2. A. L. Davis and P. J. Drongow ski, "Dataflow Computers: A Tutorial and Survey," Computer Science Deparkment Technical Reqort UUCS-80-109, University of Utah, J U. 1880.
3. S. Hiyamizu et al., "Extremely High M obility of Two-Dimensiogal Electroc Gas in Selectively Doped GaAs $\mathbb{N}-A 1 G a A s H$ eterojuactior Stracures Grown by MBE," Joparese Journal of A pplied Physiss, V ol. 20. No. 4, A pr. 1881, pp. L245-L248.
4. L. A. Hollaar, "Direct Implementation of A synchronous Control Units', Submitted to IEEE Iranssctions on Computers, to be published December 1982
5. Organick, E.l., and Lindstrom, G., "Kapping bigh-order language uaits iato VLSI structures," Froc. COK PCON 82, IEEE, Feb. 1982, pp. 15-18.
6. Pestel, Jon: editor, "Internet Protocol: DARPA Internet Prograra, Protocol Specification," Tect. report RFC 791, In Jormation Sciences Institute, USC, Sept. 1981.
7. C. L. Seitz, Systern Timing, Addison-li esley, Reading MA, 1980. pp. 21e-262,
8. J. H. Shelly, "Design of Speed-Independent Cireuits," File 226, UIDCL, July 1957.
9. H. E. Shrcbe, "The Deta Patt Generator," Digest of Pepers: CompCon Spting 82. IEEE Computer Society, 1982, pp. 340-344.
10. K.F. Smith; T. M. Carter; and C. E. Hunt, "Structured Logic Design of Integrated Circuits Using the Stored Logic A Tray," IEEE Transactions on Electon Devices, V ol. ED-29, N.0. 4, A pril 1982, pp. 765-776.
11. P.A. Subrahmaryan, "A utomated Design of VLSI Architactures: Some Preliminary Explerations", Drafi Version

[^0]:    ＇A da is a regiglered trademerk of the U．S．Governement．$A$ de jonf Program Omice．

