brought to you by CORE

REDIFLOW ARCHITECTURE PROSPECTUS

Robert M. Keller

August 1985 (date of last revision: 5 April 1986)

Technical Report No. UUCS-85-105

Department of Computer Science University of Utah Salt Lake City, UT 84112

> (801) 581-5554 Keller@Utah-20.arpa

Table of Contents

1. Introduction

2. Rediflow Rationale

- 3. Architectural Technical Characteristics
 - 3.1 Overall Motivation
 - 3.2 Graph Reduction Evaluation Model
 - 3.3 Dataflow Evaluation Model
 - 3.4 Native-Code Compilation
 - 3.5 Task Basis
 - 3.6 Task Distribution
 - 3.7 Logical Configuration Pragmas
 - 3.8 Task Migration by Diffusion
 - 3.9 Locality Enhancement Mechanism
 - 3.10 Code Distribution
 - 3.11 Arrays and Other Structures
 - 3.12 General Packet Flow
 - 3.13 Topology
 - 3.14 Reliability and Recovery
- 4. Programming Aspects
 - 4.1. Source Language
 - 4.2. Storage Reclamation
 - 4.3. Programming Support Software
- 5. Results of Technical Analyses

I. Code for a logic-programming application

II. Code for the signal-correlation application

III. References

1. Introduction

Rediflow is intended as a multi-function (symbolic and numeric) multiprocessor, demonstrating techniques for achieving speedup for Lisp-coded problems through the use of advanced programming concepts, high-speed communication, and dynamic loaddistribution, in a manner suitable for scaling to upwards of 10,000 processors. An initial physical realization is proposed employing 16 nodes (initially in a hypercube topology), with processor, memory, and intelligent switch at each node.

Rediflow is based on the concept of concurrent execution of small tasks based on graph reduction. Reduction is a fundamental problem-solving technique: successively reduce a complex problem to a combination of simpler problems. The idea of graph reduction (as opposed to string or tree reduction) means that simpler sub-problems need be solved only once, rather than multiple times. The graph here alludes to problem representation in which tasks are represented by nodes, and data dependence is represented by arcs. A common sub-problem shows up as a node which has an output arc directed toward more than one other node. We have explored extensively, through simulation, the intimate relation between such problem graphs and a normal-order Lisp execution model, as a basis for multiprocessing [19, 27].

Rediflow has been a top-down language-driven development. The relation to Lisp was mentioned above. During the course of research, it was discovered that processor technology is best exploited by integration of forms of data flow and von Neumann-style processing with the reduction model. These discoveries led to the proposed Rediflow evaluation model.

Rediflow intends to exploit hardware technology for effective multiprocessing. An essential part of its development is a *high-speed intelligent switch* which achieves communication, and assists in special *deferred-evaluation object handling* and *load-balancing*. This switch is designed with *low-latency* in mind, to permit Rediflow to compete effectively with shared-memory architectures.

Rediflow achieves *locality* of information processing through effective use of *saturation control*, in which tasks do not migrate when the system is operating at full processor capacity. Saturation control is integrated with the *completely decentralized load-distribution mechanism*.

Rediflow software will support convenient exploitation of the multiprocessor, with optional use of special concurrency constructs. Through the use of high-level language constructs (i.e. functional and logic programming) with a Lisp-based front-end, determinate execution of programs can be guaranteed despite internal variations in message delays and system technology. The front-end does not require that determinate constructs be used exclusively; if constructs are used which could lead to indeterminacy, the programmer will be so advised. The integrated system conception also entails *distributed dynamic storage management*.

2. Rediflow Rationale

Multiprocessing systems promise to improve speed and reliability over advances achievable simply through advanced device technology. This proposal emphasizes design and exploitation of multiprocessors with a large number (say, in the thousands) of processors, but with a high degree of generality, especially for the accommodation of problems with *irregular* or *dynamic structure*. At the same time, a prime consideration is *minimal intellectual overhead* on the application programmer's part to benefit from such a system. We view our techniques to be especially relevant to rapid prototyping of applications codable in Lisp.

The applicability of multiprocessor organizations rests on the successful solution of problems relating to *communication*. Two main schools of thought seem to exist on this subject. The first, "shared memory", opts for uniform processor-memory access paths and uniform latency. The second, *partitioned memory* (also sometimes called "loosely-coupled"), opts for non-uniform access paths and latency. Grounds for taking this approach are based on several hypotheses:

1. Locality of processor-memory references, even in a less than optimal distribution, will provide gains through reduced latency when a very large number of processors is involved.

2. Granularity of processing can be made sufficiently coarse to require a small enough amount of communication vs. computation to avoid slow-down due to channel delay.

3. Synchronization necessary for multiple accesses to common memory objects is vastly simplified if each memory module has a specific processor as master. (This circumvents the problem of "cache coherence," for example.)

4. Cost of hardware should increase at worst linearly with the number of processors.

5. Dynamic allocation of processor load is a necessity due to problem irregularity.

Rediflow is being designed to combine best aspects of shared and partitioned memory organizations. Consider that any scalable architecture is interconnected by hardware units of limited fan-out and communication capacity. This holds true for the interconnection switch of shared memory machines. Non-local references in such machines must traverse some usually-fixed number of smaller switches, and the delay is proportional to the number traversed. One viewpoint of Rediflow is that each such switch contains a processor and memory, so that the average non-local access can be faster than the worst case, and locality can thus be exploited. A second viewpoint is that Rediflow is a partitioned memory However, unlike current such designs, Rediflow's switch will enable machine. communication equivalent to that in shared memory, due to a high-speed design which uses very little buffering, and certainly no slow memory as buffering. Despite a physical memory partitioned for the above reasons, overall system-wide addressability is maintained in Rediflow. This is a key part of our approach for maintaining communication linkages in a distributed system, including those corresponding to large data structures, independent parts of which are concurrently mutable by many processors.

3. Architectural Technical Characteristics

3.1. Overall Motivation

Successful scalable multiprocessors must address the following considerations:

- 1. Processors must communicate with memory.
- 2. Work must be distributed among the processors.
- 3. In machine intelligence applications, it is generally impossible to pre-plan the distribution of work.

Responding to the criterion of scalability requires the use of a uniform construction of simple replicable units. If one chooses the *shared* memory configuration, then there are three identifiable units: processors, memories, and switches. Switches are connected into a network permitting any processor to access any memory. For large numbers of processors, the switching network increases latency and complicates usage of fast processor caches. In addition, the switch components must be matched to processor/memory technology, so as not to cause bottlenecks. Trivial switches, such as buses, are known to saturate at numbers of processors far lower than our scalability criterion would dictate.

In contrast, the *partitioned* memory strategy pairs processors one-to-one with memories in nodes. Communication among nodes is achieved by a switch network. Here the technology used in the network has a less important role than in a shared memory system, since significant local processing can be accomplished without using it. It is usually assumed that global information accesses are likely to occur at rates on the order of 1 per 100 instructions, or more, rather than 1 per instruction. Given the latency associated with a shared memory configuration, programs without much inherent concurrency suffer much less under a partitioned memory configuration.

In Rediflow, a processor, memory, and switch are packaged into a replicable unit called a *Xputer* (readable as "transputer"). Rediflow is a collection of Xputers, in which the average non-local access is expected to be faster than the worst case, and locality can thus be exploited. Rediflow will enable communication equivalent to that in shared memory, since the high-speed switch construction will use very little buffering, and certainly no slow memory as buffering. The Xputer switch also plays a major role in load balancing, in addition to its role in routing of data, data requests, and tasks. This will be further described (in Section 3.8) after introduction of the tasking model.

3.2. Graph Reduction Evaluation Model

The evaluation model to be implemented is based on the need to distribute, with low overhead, medium-granularity work among the processors. Rediflow is based on the concept of graph reduction. This seems particularly true for the level of granularity usable by machine intelligence applications, as well as a number of others.

As an example of where graph reduction is useful in spawning concurrent work, consider the Common Lisp function map, which funcalls a function f on a list of lists. Suppose, for example, map is called as follows (using syntax of Common Lisp [33]): (map 'list f (list x1 x2 x3 x4 x5 x6 x7 x8) (list y1 y2 y3 y4 y5 y6 y7 y8))

which effectively expands into

(list (funcall f x1 y1) (funcall f x2 y2) (funcall f x3 y3) (funcall f x4 y4) (funcall f x5 y5) (funcall f x6 y6) (funcall f x7 y7) (funcall f x8 y8))

with each component of the resulting list evaluable in parallel. To see how such parallelism is accomplished, consider a semantic definition of map for the special case of two lists for simplicity:

(defun map-list (fun list1 list2) (if (null list1) nil (cons (funcall fun (car list1) (car list2)) (map-list fun (cdr list1) (cdr list2)))))

This definition is translated into a graph production rule which, during execution on a pair of large lists, "unravels" to yield concurrently-executable funcalls of fun on corresponding pairs from the two lists, as shown in Figure 3-1.



Figure 3-1: Unravelling of the map function

A related form of concurrency is divide-and-conquer, as is exemplified by the Common Lisp function *reduce*. Here we add a keyword argument :associative which, when true, indicates that the function argument is associative, meaning that it can be applied to argument groupings in any order. For example, the following shows a corresponding graph expansion for divide and conquer execution of the reduce function, with concurrent evaluation of the binop's at each level. (reduce binop (list x1 x2 x3 x4 x5 x6 x7 x8) :associative t)

implemented as

(funcall binop (funcall binop x1 x2) (funcall binop x3 x4)) (funcall binop (funcall binop x5 x6) (funcall binop x7 x8)))

Common Lisp includes *sequence* as a generic type. This permits, in addition to the usual list and array representations, other internal representations such as *virtual concatenation* which are optimized for divide-and-conquer manipulation. System-optimized functions such as *map* and *reduce* will exploit these representations, and generate highly-parallel execution code, as suggested by Figure 3-2. This is one of our principal sources of concurrency, obtained without explicit effort by the programmer.



Figure 3-2: Concurrency arising from the use of conc data structures

Using graph reduction, compositions of sequence functions such as a map feeding a reduce are computed with maximal asynchrony. For example, it is not necessary for a map application to be completed before a reduce application begins operating on its result. This is shown graphically in Figure 3-3, and is only one of many variations available under the low-level synchronization provided by graph reduction.



Figure 3-3: Asynchrony in graph-reduction through deferred evaluation

We have experimented with the basic graph reduction model for some time [19, 27] and have come to understand its strengths and weaknesses. While our method of using code blocks as templates achieves the efficient run-time construction and splicing of function graph bodies, it is most appropriate for data structures which are semi-permanent in terms of the lifetime of the computation and less appropriate for transient ones. Thus, our first method refinement is to short-circuit pure graph reduction for computations involving temporary values, in favor of more conventional code in such instances. This idea has been used in one form [2, 16] to achieve what appears to be the fastest existing sequential implementation of a functional language (competitive with Lisp implementations), so the outlook for its use here is very favorable. To this technique, we add the use of *pre-constructed* templates for semi-permanent structures [19]. We hope to gain further speed improvements by this technique. The following example illustrates this effect. Consider the function

(defun example(x y) (cons (cons x y) (cons y x)))

and suppose we are computing (map 'list example list1 list2). Using the approach of [2, 16], each cons operation would require separate allocation and pointer manipulation. With the code-block approach used in [19], the compiler produces a template (code-block) which contains a relocatable graph structure, the nodes of which do not have to be linked individually.

3.3. Dataflow Evaluation Model

A second aspect of our evaluator is the incorporation of a form of dataflow. With lazilyevaluated streams [4, 12, 22], it is already possible to capture the semantics of dataflow, namely graphs of operators which are interconnected by virtual channels, with each operator incrementally consuming its input streams, performing a function, and producing output streams. Our optimized form of dataflow achieves this through Kahn processes, a type of communicating sequential processes, which have a functional semantics [17]. This form is further extended within our model to allow indeterminate processes, as described in [18], for the purpose of resource sharing.

Kahn processes are implemented using conventional sequential code, as discussed in the preceding paragraph, with the addition of stream read/write primitives. The input/output streams are implemented by the construction of linked lists, just as in the graph reduction implementation. Code is immediately re-usable (in contrast to the destructive execution effects of pure graph reduction or the combinator approach), and in the one-output stream case, the linked-list cell is re-used as well. This means that we do not incur a storage recycling overhead for stream-based communication as we would with pure reduction. In the multiple output stream case, some generation of linked-list cells may be necessary to account for differences in consumption rate. This is a subtle problem [27]. Attempts to solve it with fixed buffering, as some proposed dataflow implementations do [8], have been observed to alter the expected stream semantics and introduce deadlock. For this reason, we adhere to an implementation that preserves graph reduction semantics.

3.4. Native-Code Compilation

To produce the fastest possible execution, we will follow [16] in compiling graph reduction to native microprocessor code. The use of such code in a high-performance microprocessor appears to us to be superior to the design of a specialized reduction machine which is merely an interpreter. Our work will extend that of [16], in that we must produce a translation for a concurrent machine, rather than a sequential one.

3.5. Task Basis

Motivated by the above discussion, the following is a brief summary of how tasks (nonprimitive function calls) are handled in our evaluation model. Sub-computations are triggered by *demand* for results. At any moment, many demands may be outstanding, and are represented as addresses on one of several queues (one per processor, and further subdivided by type). Each address points to a node in memory representing a function application that will yield the desired result. Demands can be generated as need determines ("lazily"), or by anticipation of need ("eagerly").

Each processor multiplexes its attention among tasks. If a task needs remote data, the processor generates a request for that data. Meanwhile, it processes other tasks, as selected from its queue. The outstanding remote request is designated by a waiting node in memory. When the response to the request comes back, it is targeted for that node, and a task is again generated. This "wake-up" action allows the task to proceed. Ultimately, the node in memory representing the task itself is overlaid with a result. This result is forwarded to any outstanding requestors of the result, which will re-activate those tasks as identified by the target locations. Figures 3-4 and 3-5 suggest the logic introduced within the Xputer to enable high-performance processing of such task control based on memory-requests.



Figure 3-4: Xputer memory reference data flow



Figure 3-5: Xputer memory reference logic

Typically, a task performs local operations on registers, and may generate further nodes (e.g. cons-cells or arrays) in graph memory (which in our case is just "ordinary" memory, for uniformity). The system-wide graph memory is linked together by a uniform logical

address space, permitting data-structures to span many physical Xputers, and thereby be manipulated concurrently. The speedup achieved by Rediflow is due to this concurrent manipulation of graph structure, and the attendant concurrent execution of local operations. Efficient use of partitioned memory relies on the achievement of a sufficiently high ratio of local to remote operations, and on the aforementioned intra-processor task multiplexing. One needed refinement of the task model is a form of priority control for tasks, so that essential tasks can take precedence over speculative ones, at least on a local basis.

3.6. Task Distribution

In certain instances, graph "reduction" is really "expansion," i.e. when we replace a function application with the meaning of that application. Function applications thus define a natural unit of task granularity, in that data within them usually form a logically-related unit. For this reason, we also use this quantum for work distribution. More precisely, any sufficiently complex function (say on the order of a few hundred machine instructions) is considered migrable to a processor other than the one on which it was invoked.

The migration of function applications takes place in the form of an apply task, which is a small packet of information containing:

1. closure descriptor: A pair of items representing a function together with its static context (bindings of free variables), i.e.

a. code block number: This designates a block of code for the function, which prescribes the evaluation of its body.

b. import: This designates a value, or tuple of values, which the function uses from its static scope. Thus it forms an efficient environment structuring mechanism.

Closures are the key to the implementation of higher-order functions and combinators, as well as being a practical device for keeping argument lists of manageable size.

2. argument: This designates the actual argument to the function. If the function has more than one argument, this information designates a tuple of arguments, the components of which are fetched by the function's code.

3. **result location**: This indicates where the result of the function is to be sent when complete.

4. Xputer target (optional): A specific target Xputer may be specified for the function's execution.

Examples of pragmas for achieving such targetting are presented below. If this field is not specified, the load-balancer will choose the target dynamically.

Hence an apply task fits in a fixed-length packet, long enough to hold only about four addresses (it being assumed that the combined length of code block number and Xputer number are not longer than an address).

We have developed [19] a dynamic linkage mechanism which enables apply tasks to be free floating, i.e. they can be done locally or transmitted to any other Xputer. Once a resting place has been found for such a task, storage is allocated and linkage is accomplished in the global address space. The invocation of a function causes the creation of a local task which is a pointer to an instruction in the code block. As remarked earlier, numerous local tasks are multiplexed within an Xputer. This serves two purposes:

1. A local task may spawn another task which will likely soon lead to an apply task which is migrable, thereby achieving parallel execution.

2. Latency due to non-local memory requests is absorbed by having the processor switch to a different local task. If a local task becomes blocked due to a non-local request for some data, a notifier pointer is set in the location for that data so that the task can be reactivated when the memory request is acknowledged, by simply putting the notifier back onto the local task queue. Non-local requests and acknowledgments are implemented by packets containing the addresses of the requested location and requesting task, which are routed by the switching network.

3.7. Logical Configuration Pragmas

The optional use of pragmas as mentioned above to place tasks permits Rediflow to be used to dynamically configure networks of processes, for example as would be found in a "systolic array." For example, the RediLisp code below Figure 3-6 recursively defines a simple standard form of digital filter. By annotating the code with the "eval-on" pragma [29], the network can be optimally set up to conform to any physical configuration in which a rectangle can be embedded. An incomplete list of pragmas is given below:

(my-num-neighbors)	Evaluates to the number of neighbors for this Xputer			
(num-neighbors x)	Evaluates to the number of neighbors of Xputer x			
(my-index)	Evaluates to the index of this Xputer			
(my-neighbor i)	Gives the index of the i-th neighboring Xputer (error if $i > (my-num-neighbors)$)			
(eval-on x expression)	Evaluate expression on Xputer with index x. Value is that of expression			
(evaluate-here expression) Evaluate expression on this Xputer			
(attract expression)	The value of expression attracts to itself any functions having it as an argument (to avoid moving large expressions); attract has identity semantics			
(repel expression)	The value of expression repels away from itself functions having it as an argument (to enhance concurrency); repel has identity semantics			
(xputer expression)	Evaluates to the xputer on which the root of the structure-valued expression resides			

Once the described linkage is in place, function execution may begin. Ultimately, a result of some kind, e.g. an integer or a pointer to a structure or function closure, is sent back to the point of invocation. A special case occurs when the structure establishes a logical dataflow channel, to be used for repeated fetching from a source process in one Xputer to a target process in another, as suggested by Figure 3-7. A preliminary implementation of this form of communication is described in [34].



(one consumer, recycled to pool)



3.8. Task Migration by Diffusion

In order to avoid bottlenecks when the system size is scaled upward, we do not rely on a centralized queue from which processors obtain work. Instead, one of our requirements is that the method for distributing work must itself be distributed. As stated earlier, the smaller the grain, the more effectively load balancing can be performed. To avoid granularity so small that communication delays become significant, we aim at "medium" granularity.

The approach taken in Rediflow is to distribute reduction-tasks based on the notion of pressure. We consider each Xputer to have an internal pressure, indicating to the outside world its degree of busyness, i.e. how unreceptive it is toward additional work. The strategy for system workload distribution makes use of the dynamic pressure gradient which is locally sensed by each Xputer [31]. Figure 3-8 suggests how this might be viewed, with the vertical bars corresponding to a "barometer" at each node. We emphasize that this view is only conceptual, and that no processor maintains such a global pressure state.



Figure 3-8: Pressure gradient determined by individual pressures

At present, the contributions to internal pressure are the number of packets on an Xputer's local and apply queue and the fullness of the Xputer's memory. However, the average

utilization is also a candidate for a slightly different indicator of pressure. Memory is important because the reduction model inherently relies on readily available memory for dynamic allocation. The pressure function currently used is

internal-pressure(X) =

c length-of-queue(X) + ------1 - fraction-of-memory-occupied(X)

There is an equivalent logic formulation which makes the computation even simpler when comparing internal pressure to a threshold.

Our distributed load-balancing technique involves Xputers exchanging pressure information with one another, in an effort to determine where to route excess tasks. However, it is not enough for an Xputer to furnish only its internal pressure to others. If this were the case, then a heavily-loaded Xputer could be surrounded by a wall of nominally-loaded Xputers, and not be aware that there are Xputers outside the wall which could accept some of the extra load. Therefore, we introduce the notion of propagated pressure, which is what an Xputer indicates to its immediate neighbors. The propagated pressure of an Xputer is a function of both its own internal pressure and also the external pressure, which is in turn a function of the propagated pressures of its neighbors.

When an Xputer's internal pressure sufficiently exceeds the external pressure, some packets from its apply queue may issue forth into the interconnection network, where they are distributed to Xputers with lower pressures. The Rediflow switch is capable of directing packets along the pressure gradient to find such low points. When a packet reaches an Xputer with a local pressure minimum, it is absorbed into its apply queue. This tends to raise the pressure of that Xputer, and lessen the likelihood that it will receive more packets, until its internal pressure again becomes lower due to completion of work.

This treatment of pressure is obviously heuristic, in that the frequency of updating affects the performance of the system, but not the logical behavior of the functional program being computed. One heuristic function which seems to work moderately well is to define the propagated pressure in terms of the equation

PP(X) = if PI(X) < threshold then 0 else min[1 + PE(X), ceiling]

where PP, PI, and PE are respectively the propagated, internal, and external pressures, and threshold is a controllable parameter. For ceiling, we use 1 + the diameter of the network (the length of its longest path which does not include any node twice), and for PE we use

 $PE(X) = min\{PE(Y) | Y \text{ is a neighbor of } X\}$

The above function produces the desired effect of permitting packets to flow toward a minimally-loaded node. In fact, PE(X) can be shown to give the number of links which need to be traversed to reach such a node [31]. Sufficiently-frequent computation of PP(X) for each X resembles a form of numerical relaxation. Simulation evidence suggests that this can actually be done sufficiently infrequently so as to be relegated to the Rediflow switch and not dilute normal packet processing. Indeed, it need not be done at all in the case of saturation, described next.

3.9. Locality Enhancement Mechanism

As already mentioned, primitive operations are clustered within function code bodies so that costly dispersion of minor operations to separate processors does not occur when these operations are closely related. This is one of our locality enforcement mechanisms. Another such mechanism exploits the phenomenon of saturation which occurs when all Xputers are sufficiently busy that any attempt to migrate apply-packets would be futile, despite pressure differentials. The Rediflow load balancing mechanism detects such saturation by placing a ceiling on the value of propagated pressure, as described above. When the external pressure of an Xputer reaches the ceiling, migration attempts cease. There is no point in arbitrarily spreading out work and data accesses when all Xputers are busy.

As mentioned earlier, an advantage of the reduction model of computation is that concurrently-executable work is easily spawned for migration to other processors. In effect, demand propagation grows a "spanning tree" which corresponds to a single expression from which the "output" of the running program is extracted on a continuing basis. The default mode of servicing each Xputer's apply queue is FIFO, which generates the tree breadth-first and thus has the virtue of reaching concurrently executable nodes earlier. To prevent generation of additional work during saturation, an Xputer switches to LIFO to give depth-first generation, in order to throttle its rate of packet production, as suggested in Figure 3-9. This is helpful for avoiding queue overflows and for reducing the possibility of over-commitment of memory space, which could result in a form of deadlock. (This technique was also utilized in [5].) In saturated mode, operators which would normally demand arguments concurrently are changed to demand them sequentially. This turns out to be easy to do within our particular reduction implementation; pre-demand instructions are ignored, and wait instructions cause both demand and wait.



Figure 3-9: Load-dependent modes of task generation

3.10. Code Distribution

When a functional application is begun, the associated code block is either recognized as having been cached locally, or is fetched from another known location, then cached. Although initial experiments will probably entail loading code for each function into each Xputer, in full operation, we intend that this will be done on demand, so as to better handle large programs. Code blocks will be cached, and managed on a least-recently-used strategy, in each Xputer.

3.11. Arrays and Other Structures

The evaluation model directly supports structured data such as arrays. These are considered to be important both in the case of numerical sub-computations and for fast database (e.g. hashed) access. There are two types of arrays, which we called *delimited* and *fixed*. Delimited arrays are accessed through a descriptor which specifies a base address, offset, length, and a tag for defining classes of objects represented by them. Delimited arrays are passed as values by passing their descriptor, but may also be copied wholesale when desired by a special copy instruction. Fixed arrays are passed by their base address only. They are only accessed by fixed indices or record offsets, so there is no need for bounds checking using a descriptor. Lisp cons cells are just fixed arrays of length two.

Arrays also are used to implement the local storage required by closures. This is an efficient means of uniformly implementing both higher-order functions and Kahn processes. In the latter case, after the closure runs, it returns itself with possibly modified local variables, rather than causing an additional closure to be allocated. The closure device may also be used to achieve the effects of object-oriented programming. Here the closure code runs whenever a message is sent to it; sending a message is analogous to applying a function, with object corresponding to function and message to argument.

Arrays may have suspended component values, which means that the value has not yet been computed. The first request for such a value triggers its computation. Subsequent requests either get the value itself, or are queued at the location until the value has been computed. This concept is essentially the same as "I-structures" [1], futures [11], and suspensions [9].

An important technique for dynamically generating arrays is the primitive function make used in the Rediflow simulator [25, 26] which makes an array of specified length, the values of which are specified by a function argument. For example, this permits one to construct fast-access applicative caches [24], and other structures amenable to concurrent traversal [20]. For example, several of the generic functions for sequences have fast divide-and-conquer implementations which rely on the use of make.

3.12. General Packet Flow

A rough overview of the organization of an Xputer as explained above may be found in Figure 3-10. This diagram assumes that pressure sampling information is sent through the switching layer in the form of pressure packets, which are intermingled with packets of other varieties (e.g. data and tasks).



Figure 3-10: Xputer logical information flow

Rather than buffering entire packets in the switch, we plan to use a scheme whereby forwarding of an arriving packet begins as soon as there is sufficient header information to enable routing to occur. This will help to minimize latency in the switch. With proper technology, it is possible to out-perform the global memory-access speed of a shared-memory configuration, since we do not generally incur the worst-case number of hops.

3.13. Topology

The system level aspects of Rediflow are not very topology-sensitive. For large configurations, we plan a form of "butterfly". Our scheme differs in several ways from the BBN Butterfly [32]. For one, we have a processor at every node, rather than at just one rank. For another, our processor does not wait for the response to a request, as it does that of the BBN machine. Indeed, a key part of the Rediflow distributed reduction mechanism is that a request has a "remote procedure call" effect in triggering a demand for production of data, so that quite often there will be a significant gap between request and response. During this interval, the requesting processor is multiplexed to do other work. Lastly, the Rediflow switch will wait or queue rather than re-try, if there is a conflicting request for one of its outgoing channels. The routing tables will be loaded to satisfy a non-deadlocking criterion. For example, Figure 3-11 demonstrates a 24-node butterfly, with fanout of 4, where one should identify the rows of processors on the top and and bottom as being the same. For the 16-node prototype, we will use a binary hypercube network, with each node having 4 bidirectional channels. Further discussion of topologies may be found in [5].



Figure 3-11: Rediflow in the form of a 24 node butterfly (identify top and bottom rows)

Message routing is table-driven, using local memory in each switch node which is downloaded at system start-up. The table is indexed by a prefix of the physical address of the message target, which means that individual routing decisions will be high-speed. This soft-routing scheme, plus the ability to physically reconnect nodes, also permits experimentation with topology. A sufficient condition for avoidance of message deadlock can be obtained from the ordered resource scheme from operating system theory. It is not difficult to route a butterfly topology or a hypercube topology to achieve deadlock avoidance. The work of [30] shows this for the case of the hypercube.

The following argument demonstrates that the Rediflow partitioned-memory approach is, under equivalent technological assumptions, at least as fast as a shared memory approach. Simply replace each node of the shared-memory switch with a Rediflow node, which contains both a switch, processor, and memory. In Rediflow, the processor only participates if messages are intended for it; in other cases, it is completely bypassed. The electrical delay in the resulting system is thus no more than that in the original system, and may be less, since the number of nodes reachable within distance k in the latter is exponentially increasing with k up to saturation, whereas the number in the former is 1 for k < log(n), and n for k = log(n).

The following minimal topological assumptions are all that are necessary for effective operation of the Rediflow scheme:

1. Addressability: There must be a means for uniquely addressing any memory location in the entire system. This is used by Rediflow to establish the necessary argument and result linkages between functions concurrently-executing in different Xputers.

2. Routability: Given a request to fetch or store from a specified memory location, the switch must be able to determine in which direction to route the request. This is used for communication of data once the linkages are established.

3. Deadlock Avoidance: Considering each unilateral link between Xputers as a resource, there is an ordering of these resources such that each end-toend message route is consistent with the ordering.

3.14. Reliability and Recovery

Although fault-tolerance is not the principal thrust of our architecture, there are several aspects of the latter which can be seen to have a positive effect. First of all, with the proposed switching topology, the complete failure of any node would have negligible effect on the net processing power, since multiple routes around the node are possible. Assuming a dead-start, the routing tables can simply be loaded to reflect the topology resulting after failure. Similarly, fairly-traditional checkpointing mechanisms can be used to avoid complete re-computation.

A more interesting problem is how to achieve recovery from a failure while the computation is in progress. Here considerations are necessary at both the hardware and software levels. From the hardware viewpoint, there are several modes of failure, with the following means of recovery:

1. Link failure: Periodic packets are sent from a node to each of its neighbors, in times of otherwise idle transmission. The lack of such a transmission indicates that the link has failed, and the active node to which the link is connected will modify its own routing table accordingly.

2. Switch failure: This would be manifest to neighboring nodes as a failure on each connecting link, and handled as above.

3. Processor failure: This can be detected by the switch, which is itself a processor sharing memory with the main processor. In this case, the switch informs other nodes attempting communication that failure has occurred.

4. Memory failure: This can also be detected by the switch, and other nodes informed.

Software recovery is a more interesting problem, and one of active research. We are working on a means of using the nodes of the underlying computation graph to permit local-recomputation in the event failure is detected [31]. Also, if the failure is due to a processor, but not memory, then an attempt can be made to use the memory's contents to reduce the amount of recomputation to a minimum.



Figure 3-6: "Form II" filter defined by the Redilisp code below, suitable for systolic mapping

-

```
% performs the "recursive" digital filter with rational z
% transform given by
                   a[1] + a[2]*z**-1 + a[3]*z**-2 + ....
ક્ર
ક
                           g
                       b[1]*z**-1 + b[2]*z**-2 + \dots
% on stream input
(def ((recfilt a b) input)
      ((numerator a) ((denominator b) input)))
(def (numerator a) (ladder a 1))
(def ((ladder coefficients i) x)
       (if (= i (tlength coefficients))
           (scale (tselect i coefficients) x)
           (++ (scale (tselect i coefficients) x)
               ((ladder coefficients (+ i 1))
                 (delay x)))))
(def (denominator coefficients)
      (group
       (result aux)
       (def (aux x)
             (addseq x ((ladder coefficients 1)
                           (delay (aux 'x)))))))
```

4. Programming Aspects

The language-driven aspect of Rediflow has already been discussed extensively. Here we simply summarize the treatment of some remaining issues.

4.1. Source Language

The source language which drives Rediflow is a dialect of Lisp, called RediLisp. It is a derivative of a previous "publication language" (FEL), which was earlier used to drive the Rediflow simulator (cf. [7, 14, 19, 20, 21, 23, 25]). Some language constructs which implicitly generate concurrent tasks have already been described. Experimentation will take place using these, as well as more explicit constructs, such as are described in [6, 10, 11, 14, 15, 23]. We anticipate using an existing sequential Common Lisp frontend for software development tools.

4.2. Storage Reclamation

An important part of a machine to support Lisp is the storage reclamation scheme. We prefer the copying style garbage collector [3], since it (i) allocates quickly (no free list is required), (ii) compacts, (iii) requires time proportional only to the amount of storage actually accessible, rather than the overall amount of computation (as with reference counting) or to the amount of total memory (as with mark-scan), and (iv) can be done in real-time.

We intend to distribute the two half-spaces evenly across all Xputers, so that each has its own mini-half-space. This permits a high-degree of concurrency can be exploited in the garbage collection process as well as in the computational process. When copying, we do not move objects across Xputers, so that the spread necessary to support parallelism in the computational process will not be destroyed. A similar running implementation has been reported [11]. Most parallel garbage collectors have been described in the sharedmemory context. The novelty of ours will be that it is distributed, and achieves coordination by message-passing. A discussion of inter-Xputer synchronization requirements may be found in [13].

5. Results of Technical Analyses

The performance of the Rediflow architecture is being evaluated using simulation. As with most studies in their formative stages, we have begun evaluating speedups using an introspective model, i.e. one in which speedups are measured against a single processor with the same technological assumptions, architecture, and evaluation model as the multiprocessor.

Shown below are speedup measurements for small application programs run on simulated small test configurations. These are mainly to show concept feasibility, rather than be an indication of production quality. The current simulator unfortunately utilizes memory sub-optimally, prohibiting very large examples from being run. Also, the configurations simulated assumed much greater switch latency than is planned for the prototype.

The runs are briefly described as follows:

Logic Programming	simple prolog-like interpreter, using "or-parallel" search.
Signal Correlation	correlates two complex-valued signals, as would be produced by antennae. It entails moving-window weighted inner-product computation.
Image Convolution	local summation of weighted terms over an image array
Six Queens	the standard six-queens search problem, producing all solutions
FFT	8-point fast-Fourier transform and inverse
Matrix Multiply	product of two 16x16 matrices using quad-tree representation
Relational Database	performs retrieval and update queries on a small relational database represented as a set of linked lists
D-and-C	generating and summing a 1024 node tree

The programs for signal processing and logic programming (in RediLisp) are given in Appendices I and II. The figures for "average concurrency" indicate an upper bound on the speedup under ideal circumstances. This will generally be unachievable, since it measures very fine-grain concurrency, with an infinite number of processors. Nonetheless, it indicates something about the nature of the program run.

These examples employ the dynamic load-distribution scheme mentioned earlier. They do not employ the native-code or data-flow optimizations. Also, additional performance can be gained by better tuning of the load balancing mechanism. A series of experiments is planned toward this end. Generally speaking, the pressure-distribution and saturationdetection mechanisms of Rediflow have been observed to work correctly, but are in need of further understanding and tuning.

Rediflow Simulated Speedups

Application	Config.	Proc.	Speedup	Efficiency
Logic programming (avg. conc 20.92) "	hyper hyper hyper	4 8 16	3.61 6.43 9.55	.9 .8 .6
Signal correlation (avg. conc 79.36) "	hyper hyper hyper hyper hyper	4 8 16 32 64	3.59 6.67 12.17 20.5 28.05	.90 .83 .76 .64 .44
Image convolution	mesh mesh	9 4	5.77 2.74	.64 .76
Six queens (avg. conc. 8.9)	hyper	8	7.45	.93
FFT (avg. conc. 13.5)	hyper	8	4.82	.60
Matrix multiply (partitioned)	hyper	8	7.4	.93
Relational database (average conc. 16.8)	hyper cube	8 27	6.15 8.88	.77 .33
D-and-C (average conc. 223)	grid grid grid grid grid grid arid	4 9 16 25 36 49 64	3.6 8.0 12.0 15.9 23.2 28.1 30.3	.9 .88 .75 .64 .64 .57 .47

I. Code for a logic-programming application % Parallel Solver in Redilisp (result (seq (consume test))) % control bits (def or control lazy) % eager or lazy (def production control lazy) % eager or lazy (def (atom? x) (or (null? (tail x)) (atom (tail x)))) % Instances of "solve" can be considered "and" nodes in the search tree. % Each goal in goals must be solved successively. (def (solve env goals level) % solve list of goals in env (group (result (if (null? goals) (list env) (find_and_append_solutions solve2 rules))) % Solve goal by appending solutions for each rule in rules $\$ By the "solution for a rule", we mean the solution of the % list of goals consisting of the body of the rule after unification % and any residual goals from the parent goal list. % Instances of "find_and_append_solutions" can be considered "or" % nodes in the search tree (def goal (head goals)) (def more goals (tail goals)) (def functor (head (tail goal))) (def rules (get_relevant_rules functor)) (def (solve2 rule) (group % generate new "and" node (def newenv (unify1 env (cons level (head rule)) goal)) (result (if (impossible? newenv) % see if unifiable failure (solve newenv new_goals (+ 1 level)))) (def new goals (add levels (tail rule))) (def (add levels lis) (if (null? lis) more goals % continuation (cons (cons level (head lis)) (add levels (tail lis))))))))) (def (find and append solutions f x) (appendl (or_control (mapcar f x)))) (def (appendl x) % combines appendl, mapcar, and or_control (if (null? x) nil (app (head x) (appendl (tail x))))) % unify x and y in env, returning new env (def (unify env x y) (if (impossible? env) env (unify1 env (varview env x) (varview env y))))

22

(def (varview env x) % dereference to find ultimate binding of var (if (var? x) (if (null? (vassoc x env)) % unbound in env ==> leave as is х (varview env (tail (vassoc x env)))) % recur x)) % not var ==> expand later (def (vassoc var env) (if (null? env) [] (if (and (eq (head var) (head (head (head env)))) (eq (tail var) (tail (head (head env))))) (head env) (vassoc var (tail env))))) (def (unifyl env x y) % unify, without viewing in env (cond (equal x y) env (var? x) (newbind x y env) (var? y) (newbind y x env) (atom? x) (if (and (atom? y) (eq (tail x) (tail y))) env "impossible") "impossible" (atom? y) (unify complex env x y))) (def (unify_complex env x y) % unify iteratively over lists (group (def xlev (head x)) (def ylev (head y)) (def xterm (tail x)) (def yterm (tail y)) (result (cond (atom? x) (unify env x y) %handle list tails (atom? y) (unify env x y) (impossible? newenv) "impossible" (unify_complex newenv (cons xlev (tail xterm)) (cons ylev (tail yterm))))) (def newenv (unify env (cons xlev (head xterm)) (cons ylev (head yterm)))))) (def (var? x) % test whether variable (and (eq (typeof (tail x)) 'string) (eq (head (tail x)) '))) (def (vars term acc) % get variables in untagged term (cond (plain_var? term) (if (memq term acc) acc (cons term acc)) (or (null? term) (atom term)) acc (vars (head term) (vars (tail term) acc)))) (def (plain var? x) % "plain" means untagged here (and (eq (typeof x) 'string) (eq (head x) '_))) (def (newbind var expr env) % make new environment with var bound to exp (cons (cons var expr) env)) (def top level 0) (def (produce f) (production_control (f)))

```
(def (test)
           % test by solving goal; print solutions
    (group
        (def solutions (solve nil (list (cons top level test goal)) 1))
      (result (produce res))
      (def (res)
            [eol eol "Goal: " (fmtSexp test goal) eol
              (if (null? solutions)
                  ["no" eol]
                   (report solutions (mapcar extracter solutions) 1)) ])
       (def goalvars (vars test_goal nil))
       (def (extracter env)
         (group
                        % function to extract variables in env
            (def (pair with view goalvar)
                (cons goalvar (view env (cons top level goalvar))))
             (result (mapcar pair with view goalvars))))))
(def (report solutions sols n) % format stream of numbered solutions
     (if (null? sols)
      eol
      (cons (format solution (head sols) n)
              (report_solutions (tail sols) (add 1 n)))))
(def lazy (lambda x x))
(def failure []) % failure is [], so as to compress out in appendl
(def nil [])
(def (remdups atoms)
                       % remove duplicates from a list of atoms
    (if (null? atoms)
       nil
         (if (memg (head atoms) (remdups (tail atoms)))
            (remdups (tail atoms))
             (cons (head atoms) (remdups (tail atoms))))))
(def (view env x)
     (cond
           % assert env is not impossible
        (var? x) (if (null? (vassoc x env))
                     х
                       (view env (tail (vassoc x env))))
        (atom? x) (tail x)
        (cons (view env (cons (head x) (head (tail x))))
                (view env (cons (head x) (tail (tail x)))))))
II. Code for a signal-correlation application
(result (fir 5 (sqcorr left right 200 100 2 10 25)))
(def (tvalues f FS t0 n)
     (group
      (def cexp (* -2 pi f))
      (def (tval scal tm0 i) (cterm (/ (* cexp (+ tm0 i) scal))))
      (result (|| (tval FS t0) (range0 n-1 1)))))
(def (sgcorr yls yrs n s f t0 FS)
      (if (or (= yls []) (= yrs []))
```

```
[]
       (sgcorr1 (offset s yls) yrs n f t0 FS)))
(def (sgcorr1 yls yrs n f t0 FS)
 (if (or (= yls []) (= yrs []))
    []
    (group
      (def [tyls tyrs]
                        [(tail yls) (tail yrs)])
      (def [ylb yrb]
                         [(fir n yls) (fir n yrs)])
                         (caddseq (\\ cmul (tvalues f FS t0 n))
      (def [rcj icj]
                                   (\\ corr [ylb yrb])))
      (result [(/ rcj FS) (/ icj FS) (sgcorr1 tyls tyrs n f t0 FS)]))))
(def (caddseq x)
    (if (= x [])
      [0 0]
      (cadd (first x) (caddseq (rest x)))))
(def (offset s yls)
     (if (= yls [])
       []
       (if (= 0 s))
           yls
            (offset (- s 1) (tail yls)))))
(def (laircrft n ampl s0) (emitters n ampl s0))
(def (raircrft n ampl s0 shift noise)
     (group
      (def estr (emitters n ampl s0))
      (result (shmittrs shift noise n ampl s0 estr))))
(def (emitters n ampl s0) .... input sequence ....)
(def (shmittrs shift noise n ampl s0 estr) ... input sequence ....)
(def left (laircrft 0 100 10))
(def right (raircrft 0 100 10 20 0.1))
(def (fir n x)
     (if (= n 0))
      []
      (fby (head x) (fir (- n 1) (tail x)))))
(def pi 3.1415927)
(def (cadd [xr xi] [yr yi]) [(+ xr yr) (+ xi yi)])
(def (cmul [xr xi] [yr yi]) [(- (* xr yr) (* xi yi))
                               (+ (* xr yi) (* xi yr))])
(def (conjug xr xi) [xr (minus xi)])
(def (corr [x y]) (cmul x (conjug y)))
(def (cterm x) [(cos x) (sin x)])
```

III. References

[1] Arvind and R.E. Thomas. I-structures: an efficient data type for functional languages. Technical Report MIT-LCS-TM-178, MIT Laboratory for Computer Science, Sept., 1980.

[2] L. Augustson. A compiler for lazy ML. In Symposium on Lisp and Functional Programming, pages 218-227. ACM, August, 1984.

[3] H.G. Baker, Jr. List processing in real time on a serial computer. CACM 21(4):280-293, April, 1978.

[4] W.H. Burge. Recursive programming techniques. Addison-Wesley, 1975.

[5] F.W. Burton, M.R. Sleep. Executing functional programs on a virtual tree of processors. In Functional programming languages and computer architecture, pages 187-195. October, 1981.

[6] F.W. Burton. Controlling speculative computation in a parallel functional language. Distributed Computing Symposium, May 1985.

[7] A.L. Davis and R.M. Keller. Dataflow program graphs. IEEE Computer 15(2):26-41, February, 1982.

[8] J.B. Dennis. Data flow supercomputers. IEEE Computer 13(11):48-56, November, 1980.

[9] D.P. Friedman and D.S. Wise. CONS should not evaluate its arguments. In Michaelson and Milner (editors), Automata, Languages, and Programming, pages 257-284. Edinburgh University Press, 1976.

[10] R.P. Gabriel and J. McCarthy. Queue-based multi-processing lisp. In Symposium on Lisp and Functional Programming, pages 25-44. ACM, August, 1984.

[11] R.H. Halstead, Jr. Implementation of multilisp: Lisp on a multiprocessor. In Symposium on Lisp and Functional Programming, pages 9-17. ACM, August, 1984.

[12] P. Henderson. Functional programming. Prentice-Hall, 1980.

[13] P. Hudak and R.M. Keller. Garbage collection and task deletion in distributed applicative processing systems. In Proc. Conf. on Lisp and Functional Programming, pages 168-178. ACM, August, 1982.

[14] B. Jayaraman and R.M. Keller. Resource control in a demand-driven data-flow model. In Proc. International Conference on Parallel Processing, pages 118-127. IEEE, 1980.

[15] B. Jayaraman and R.M. Keller. Resource expressions for applicative languages. In Batcher, et al. (editors), International Conference on Parallel Processing, pages 160-167. IEEE, Aug, 1982.

[16] T. Johnsson. Efficient compilation for lazy evaluation. In Symposium on Compiler Construction, pages 58-69. ACM, June, 1984.

[17] G. Kahn. The semantics of a simple language for parallel programming. In Information Processing 74, pages 471-475. IFIPS, North Holland, 1974.

[18] R.M. Keller. Denotational models for parallel programs with indeterminate operators. In E.J. Neuhold (editor), Formal description of programming concepts, pages 337-366. North-Holland, 1978.

[19] R.M. Keller, G. Lindstrom, and S. Patil. A loosely-coupled applicative multiprocessing system. In AFIPS Conference Proceedings, pages 613-622. June, 1979.

[20] R.M. Keller. Divide and CONCer: Data structuring for applicative multiprocessing. In Proc. 1980 Lisp Conference, pages 196-202. August, 1980.

[21] R.M. Keller and G. Lindstrom. Hierarchical analysis of a distributed evaluator. In Proc. International Conference on Parallel Processing, pages 299-310. August, 1980.

[22] R. M. Keller. Semantics and Applications of Function Graphs. Technical Report UUCS-80-112, University of Utah, Computer Science Department, 1980.

[23] R.M. Keller and G. Lindstrom. Applications of feedback in functional programming. In Conference on functional languages and computer architecture, pages 123-130. October, 1981.

[24] R.M. Keller and M.R. Sleep. Applicative caching: programmer control of object sharing and lifetime in distributed implementations of applicative languages. In Conference on functional languages and computer architecture, pages 131-140. October, 1981.

[25] R.M. Keller. FEL (Function Equation Language) Programmer's guide. Technical Report 7, University of Utah, Department of Computer Science, AMPS Technical Memorandum, 1982.

[26] R.M. Keller and F.C.H. Lin. The Rediflow simulator. December, 1983. unpublished memorandum, University of Utah.

[27] R.M. Keller and F.C.H. Lin. Simulated performance of a reduction-based multiprocessor. Computer 17(7):70-82, July, 1984.

[28] R.M. Keller, F.C.H. Lin, and J. Tanaka. Rediflow Multiprocessing. In IEEE Compcon '84, pages 410-417. Feb., 1984.

[29] R.M. Keller and G. Lindstrom. Approaching Distributed Database Implementations through Functional Programming Concepts. In Proc. 5th International Conference on Distributed Computing Systems, pages 192-200. IEEE, Denver, Colo., May, 1985.

[30] C.R. Lang, Jr. The extension of object-oriented languages to a homogeneous, concurrent architecture. PhD thesis, California Institute of Technology, May, 1982.

[31] Frank C.H. Lin. Load balancing and fault tolerance in applicative systems. PhD thesis, University of Utah, August, 1985.

[32] R.D. Rettberg. Development of a voice funnel system. Technical Report 5284, Bolt Beranek and Newman, Inc., April, 1983.

[33] G.L. Steele, Jr. Common Lisp. Digital Press, 1984.

[34] J. Tanaka. Optimized concurrent execution of an applicative language. PhD thesis, University of Utah, March, 1984.

-