

University of Tennessee, Knoxville Trace: Tennessee Research and Creative Exchange

Masters Theses

Graduate School

5-2004

A Reconfigurable Computing Solution to the Parameterized Vertex Cover Problem

Dorai Mahesh University of Tennessee - Knoxville

Recommended Citation

Mahesh, Dorai, "A Reconfigurable Computing Solution to the Parameterized Vertex Cover Problem. "Master's Thesis, University of Tennessee, 2004. https://trace.tennessee.edu/utk_gradthes/2116

This Thesis is brought to you for free and open access by the Graduate School at Trace: Tennessee Research and Creative Exchange. It has been accepted for inclusion in Masters Theses by an authorized administrator of Trace: Tennessee Research and Creative Exchange. For more information, please contact trace@utk.edu.

To the Graduate Council:

I am submitting herewith a thesis written by Dorai Mahesh entitled "A Reconfigurable Computing Solution to the Parameterized Vertex Cover Problem." I have examined the final electronic copy of this thesis for form and content and recommend that it be accepted in partial fulfillment of the requirements for the degree of Master of Science, with a major in Electrical Engineering.

Dr. Gregory D. Peterson, Major Professor

We have read this thesis and recommend its acceptance:

Dr. Donald W. Bouldin, Dr. Michael A. Langston, Dr. Chandra Tan, Dr. Philip Locasio

Accepted for the Council: Dixie L. Thompson

Vice Provost and Dean of the Graduate School

(Original signatures are on file with official student records.)

To the Graduate Council:

I am submitting herewith a thesis written by Mahesh Dorai entitled "A Reconfigurable Computing Solution to the Parameterized Vertex Cover Problem". I have examined the final electronic copy of this thesis for form and content and recommend that it be accepted in partial fulfillment of the requirements for the degree of Master of Science, with a major in Electrical Engineering.

Dr. Gregory D. Peterson

(Major Professor)

We have read this thesis and recommend its acceptance:

Dr. Donald W. Bouldin

Dr. Michael A. Langston

Dr. Chandra Tan

Dr. Philip Locasio

Accepted for the Council:

Anne Mayhew

Vice Provost and

Dean of Graduate Studies

(Original signatures are on file with official student records)

A Reconfigurable Computing Solution to the Parameterized

Vertex Cover Problem

A Thesis

Presented for the

Master of Science Degree

The University of Tennessee, Knoxville

Mahesh Dorai

May 2004

Acknowledgements

At the outset, I am thankful to my advisors, Dr. Gregory D. Peterson and Dr. Michael A. Langston for their guidance and support throughout the course of my education. This work is a result of their encouragement, timely ideas and constructive criticism. I would like to thank Dr. Donald W. Bouldin for the entire series of Digital Design courses, which gave me a complete overview of the fundamentals underlying Digital VLSI design. Many of the ideas and concepts that I learnt in those classes served me at critical points and stumbling blocks in this work. I am thankful to Dr. Chandra Tan for those invaluable suggestions, which he had to offer, from that seemingly endless tank of ideas that he possesses, at key junctures in my research and course work. I would like to thank Dr. Philip Locascio for having read and provided useful suggestions to my thesis.

Further, I am also thankful to my friends Faisal Abu-Khzam, Chris Symons, Pushkar Shanbhag, Fuat Karakaya, Adam Miller, Sampath Kothandaraman, Mike McCollum, Kirk Baugher, Melissa Smith, Saumil Merchant and others for their helpful suggestions. I am grateful to the National Science Foundation for their financial support. Further, I am thankful to Ho Chun Hok at the Chinese University of Hong Kong for giving me an insight into the Pilchard reconfigurable environment.

I would like to thank the National Science Foundation, under grants NSF 0075792 and NSF 9972889, the Office of Naval Research grant N00014-01-1-0608, The Air Force Research Laboratories grant F30602-00-D-0221, for having supported me. I would also like to thank SRC Computers, Inc for the technology licenses to the Pilchard machines.

I am most indebted to my parents, Sri. Dorai Krishnamurthy and Smt. Subhalakshmi Dorai, and my brother Rajesh Dorai, for their unrelenting support, love, and encouragement. I also wish to express my thanks to all my uncles, aunts and cousins for providing me with those lighter months and "much-wanted distraction", that one needs at times. Many thanks are due to my best friend and soon to be wife, Priyya Natarajan for her support and never-say-die attitude.

Finally, I wish to thank the Almighty and my ancestors for their love and blessings, without which none of this would have been possible.

Abstract

Active research has been done in the past two decades in the field of computational intractability. This thesis explores parallel implementations on a RC (reconfigurable computing) platform for FPT (*fixed-parameter tractable*) algorithms.

Reconfigurable hardware implementations of algorithms for solving NP-Complete problems have been of great interest for research in the past few years. However, most of the research that has been done target exact algorithms for solving problems of this nature. Although such implementations have generated good results, it should be kept in mind that the input sizes were small. Moreover, most of these implementations are instance-specific in nature making it mandatory to generate a different circuit for every new problem instance.

In this work, we present an efficient and scalable algorithm that breaks out of the conventional instance-specific approach towards a more general parameterized approach to solve such problems. We present approaches based on the theory of *fixed-parameter tractability*. The prototype problem used as a case study here is the classic vertex cover problem. The hardware implementation has demonstrated speedups of the order of 100x over the software version of the vertex cover problem.

Table of Contents

Chapter	1	.1				
Termino	blogy and Introduction to Computational Complexity	.1				
1.1	Terms and Definitions1					
1.2	Data Structures for the Representation of Graphs					
1.3	Computational Complexity					
1.4	Decision Problems					
1.5	Parameterized Complexity					
1.6	Fixed-Parameter-Tractability	. 7				
Chapter	2	.8				
Introduc	ction and Background	.8				
2.1	Reconfigurable Architectures	. 8				
2.2	Models of Reconfiguration	.8				
2.2	2.1 Compile-Time Reconfiguration	. 9				
2.2	2.2 Instance Specific Reconfiguration	10				
2.3	The Pilchard Reconfigurable Platform	13				
2.4	Case Study – The Vertex Cover Problem	13				
2.4	4.1 Algorithmic Reduction Techniques for FPT Problems	14				
2.4	4.2 Search Techniques for Finding a Solution to the Vertex Cover Problem	16				
2.4	4.3 Obtaining an Initial Solution and the Backtracking Approach	17				
2.4	4.4 Algorithmic Formulation	18				
Chapter	3	20				
Approac	ches to Branching Implementations	20				

3.1	.1 The Brute-Force Branching Technique					
3.	.1.1 Why is the Brute-Force Technique Inefficient?	. 21				
3.	.1.2 Why the Bounded Search Technique?	. 23				
3.2	Backtracking	.24				
3.3	Hardware Implementation on the Pilchard	.25				
3.	.3.1 Design of the Select Function- Ones Counting, an Important Combination	ıal				
В	lock	. 27				
	3.3.1.1 Using a Sequential Counter to Count the Number of Ones	. 29				
	3.3.1.2 Using Look Up Tables for Counting the Number of Ones	. 31				
	3.3.1.2.1 Synthesis and Timing Results for the 16 bit Look Up Table	. 33				
	3.3.1.3 Using Adder Trees to Count the Number of Ones	. 34				
	3.3.1.4 Function to Select the Highest Degree Vertex Based on the Current					
	Graph	. 34				
3.	.3.2 Function to Check if the Graph is Edgeless Based on the Current Cover					
V	/ector	. 37				
3.	.3.3 Recursive Implementation - Maintaining and Updating the Stack	. 37				
3.4	Memory Issues for Implementation of Graphs of Size Greater than 64	43				
3.	.4.1 Method 1: Using the Symmetry of the Adjacency Matrix	. 45				
	3.4.1.1 Limitations of Using this Approach	. 48				
3.	.4.2 Method 2: Using More than one Address to Hold the Contents of a Row of	of				
aı	n Adjacency Matrix	. 49				
	3.4.2.1 Advantages and Disadvantages of Using this Approach	. 50				
3.	.4.3 Using a State Machine to Re-construct the Entire Adjacency Matrix	. 50				

3.5	Reading the Final Output					
Chapter	- 4	55				
Results.		55				
4.1	Test Vector Generation	55				
4.2	Hardware Implementation – Area Results	56				
4.3	Hardware Implementation – Circuit Speed Results	57				
4.4	Comparison of Software and Hardware Execution Time	59				
Chapter	5	64				
Future V	Work	64				
Bibliog	Bibliography66					
Append	Appendix					
Vita		117				

List of Tables

Table 3.1	Search space for an instance (I,k) where $k=2$.	22
Table 3.2	State machine implementation of the "select highest degree vertex	
	function".	38
Table 3.3	State machine implementation of the "edgeless check" function	40
Table 3.4	Area occupied by each problem instance	42
Table 3.5	Timing report for each problem instance	42
Table 3.6	Time for place and route for each problem instance	43
Table 3.7	Number of RAM blocks used for different problem sizes	54
Table 4.1	Number of slices occupied by graphs of different sizes	56
Table 4.2	Circuit speed of operation with stack implemented on chip	58
Table 4.3	Circuit speed of operation with stack implemented on the Virtex RAM	460
Table 4.4	Hardware specifications of the software platform	61
Table 4.5	Comparison of hardware and software execution times	62

List of Figures

Figure 1.1	An example of a simple undirected graph	3
Figure 1.2	Adjacency matrix representation of graph shown in figure 1.1	3
Figure 2.1	Generic graph engine compute model [16]	9
Figure 2.2	Instance-specific reconfiguration [16]	10
Figure 2.3	The Pilchard board	14
Figure 3.1	A simple graph to illustrate branching techniques	21
Figure 3.2	A simple graph to illustrate the backtracking approach	26
Figure 3.3	The backtracking process	26
Figure 3.4	After node 3 has been removed	28
Figure 3.5	After node 4 has been removed, graph is still not edgeless	28
Figure 3.6	Schematic of a sequential ones counter	29
Figure 3.7	Sequential ones counter	30
Figure 3.8	Layout of a 16 bit look up table	31
Figure 3.9	Matlab code to generate a 16 bit look up table	32
Figure 3.10	Graph to illustrate "select highest degree vertex" process	35
Figure 3.11	Modified graph	35
Figure 3.12	Flowchart for implementing the function "select vertex"	36
Figure 3.13	State machine implementation of the "select highest degree vertex	
	function".	38
Figure 3.14	Flowchart for implementing the function "edgeless check"	39
Figure 3.15	State machine implementation of the "edgeless check" function	40
Figure 3.16	Creating a stack on chip	41

Figure 3.17	Timing diagram of writing to the dual port RAM [43]	44
Figure 3.18	Timing diagram of reading from the dual port RAM [43]	44
Figure 3.19	Sample graph of size 5	46
Figure 3.20	Adjacency matrix representation of figure 3.19	46
Figure 3.21	Using more than one address to store the contents of one row	51
Figure 3.22	Algorithm used for the RAM concatenation process	52
Figure 4.1	Percentage area occupancy with different stack implementation	57
Figure 4.2	Speedup plot	63

Chapter 1

<u>Terminology and Introduction to Computational Complexity</u>

The graphs studied in this work are simple and undirected graphs. Graphs with self-loops and vertices with no edges are not discussed here. Some of the properties of graphs are described here. We restrict the terminology and notation to the scope of the study and those relevant to the work. In this chapter, we also discuss the fundamentals underlying the concept of *fixed-parameter tractability*.

1.1 Terms and Definitions

A graph is a set of vertices and the edges that connect them [8]. A graph is defined by a vertex set V and an edge set E and is denoted by G(V, E). In the following text, the vertices V might also be referred to as nodes. Similarly the edges E might also be referred to as branches.

Graph theory is the branch of mathematics that examines the properties of graphs. Depending on the applications, edges may or may not have a direction; edges joining a vertex to itself may or may not be allowed, and vertices and/or edges may be assigned weights. If the edges have a direction associated with them (indicated by an arrow in the graphical representation) we have a **directed graph**. From the point of view of digital system design, many CAD algorithms are based on directed graphs. Directed

graphs are also used to represent finite state machines. The development of algorithms to handle graphs is therefore of major interest.

Removal of a certain number of vertices and (or) edges from the graph results in what are known as subgraphs. It should be noted that the removal of a vertex implies the removal of all its edges from the graph.

The degree of a vertex represents the number of edges that are incident on it.

1.2 Data Structures for the Representation of Graphs

For the purpose of implementing graph algorithms and search space techniques, one often uses a data structure that makes it easier to manipulate the graph. In computers, a finite directed or undirected graph (with *n* vertices) is often represented by its **adjacency matrix**: an *n*-by-*n* matrix whose entry in row *i* and column *j* gives the existance of an edge from the i^{th} to the j^{th} vertex. In this regard, it has to be kept in mind that different algorithms may have different requirements and hence the need for a data structure that suits is requirements. The data structure used has to be suitable to represent the graph in any computing environment, be it in software or custom hardware.

Figure 1.1 depicts a simple undirected graph and figure 1.2 gives the adjacency matrix representation of the graph. Given a graph G(V,E) with *n* vertices, the individual elements of the adjacency matrix are constructed with the condition that [8]

$$A_{ij} = 1$$
 if $(v_i v_j) \in E$, and $A_{ij} = 0$ if $(v_i v_j) \notin E$

It is evident from the adjacency matrix representation shown in figure 1.2, that the adjacency matrix representation of any graph is symmetric for undirected graphs. We use undirected graphs for the vertex cover problem in this thesis and describe the graphs using adjacency matrices.



Figure 1.1 An example of a simple undirected graph



Figure 1.2 Adjacency matrix representation of graph shown in figure 1.1

1.3 Computational Complexity

One of the main concerns regarding the design of an algorithm is the efficiency of the algorithm. The computational complexity describes the asymptotic performance or speed with which the algorithm produces the final result as a function of problem size [8]. The input size of an algorithm is the number of elements that are necessary to describe the input. The input size of a graph algorithm operating on a graph G(V,E) is characterized by two parameters –

- *1.* The size of the vertex set |V|
- *2. The size of the edge set* |E|

In the fields of algorithm analysis and computational complexity theory, the runtime or space requirements of an algorithm are expressed as a function of the problem size. Computational complexity is of two types:

- 1. Time complexity
- 2. Space complexity

The time complexity of a problem asymptotically describes the number of steps required to solve an instance of a problem, as a function of the input size. The space complexity on the other hand asymptotically describes the amount of memory required to solve the instance of the problem. In this thesis we focus on the time complexity of graph algorithms.

An algorithm that grows exponentially as the problem size grows would take more time to find a solution than an algorithm that takes polynomial time. Hence, algorithms with polynomial time complexity are preferred over algorithms with exponential time complexity. Polynomial time algorithms are considered computationally tractable or efficient, whereas exponential time algorithms are computationally intractable.

We know that the notion of time complexity is extremely important in designing an algorithm. We also discussed that an algorithm that grows in a polynomial fashion takes lesser time in comparison to an algorithm that grows in an exponential fashion. Any problem that can be solved in polynomial time is considered **tractable**. It is **intractable** otherwise. While exact algorithms can be used to find optimal solutions for tractable problems, in the case of intractable problems, often one has to be satisfied with algorithms that do not guarantee optimal solutions.

In complexity theory, the class P(P stands for polynomial) consists of all those decision problems that can be solved using an algorithm on a deterministic sequential machine in polynomial time. Before we discuss the class of NP, we need to understand the meaning of a nondeterministic computer. The class **NP** consists of all those decision problems that can be verfied(we purposely do not use the word "solved", we use the word "verified" as most NP problem are decision problems) in polynomial time on a deterministic machine. In this context, it will be beneficial to discuss the whole notion of Decision Problems.

1.4 Decision Problems

Simply put, a Decision problem is one whose solution is either a "Yes" or a "No". To illustrate the notion of NP-Complete, here is an example from [9] to get an idea for the question.

"Given two large numbers X and Y, we might ask whether Y is a multiple of any integers between 1 and X, exclusive. For example, we might ask whether 69799

is a multiple of any integers between 1 and 250. The answer is YES, though it would take a fair amount of work to find it manually. On the other hand, if someone claims that the answer is YES because 223 is a divisor of 69799, then we can quickly check that with a single division. Verifying that a number is a divisor is much easier than finding the divisor in the first place".

Since all polynomial time algorithms that can be executed on a deterministic computer will definitely execute on a non-deterministic computer, the class P set of problems belong to the domain of the class NP.

With these ideas in mind, we now introduce the notion of **Parameterized Complexity**.

1.5 Parameterized Complexity

Currently, no polynomial-time algorithm has been found to solve any NPcomplete problem. It is rather unlikely that a polynomial-time algorithm will exist for these kind of problems. Numerous techniques using approximation techniques and heuristic techniques are used to attempt to solve NP-complete problems[8].

There have been cases of exact algorithms being used to find solutions[1]. But, in the cases, where exact algorithms were used, the input sizes were either small or modest at best.

The work of Fellows and Langston proved that certain intractable problems become tractable when the input parameters are fixed [11,12,13,14]. Later the work of Downey and Fellows [37] led to the creation of a solid base for Parametrized Complexity theory.

1.6 Fixed-Parameter-Tractability

From the definition of *fixed-parameter tractability* in [2],given a parametrized problem (I,k) with an instance I and a parameter k, if there exists an algorithm such that the problem instance (I,k) executes in time $O(f(k)|I|^c)$, where |I| is the size of I, f(k) is an arbitrary function, and c is a constant, then the problem (I,k) becomes tractable. The algorithms that can execute in the time $O(f(k)|I|^c)$ are called *fixed-parameter-tractable* algorithms are listed below[8].

- 1. The Vertex Cover Problem(The prototype problem studied in this work)
- 2. The Face Cover Problem
- 3. The Disk Dimension Problem
- 4. The Planar Dominsating Set Problem

In this chapter, we have discussed some of the key terms in graph theory related to this thesis. We have discussed the theory of *fixed-parameter tractability*. In the next chapter, we discuss some of the research done in acceleration of optimization algorithms in a reconfigurable computing platform.

Chapter 2

Introduction and Background

2.1 Reconfigurable Architectures

In the last several years, reconfigurable architectures have been used in a variety of methods to speedup combinatorial problems. More specifically, a lot of research has gone into effectively harnessing the power of reconfigurable logic and its inherent properties that includes concurrency. The research community targeted many problems that were NP-complete and devised algorithms to solve them. Normally, the very fact that the problem is NP-complete would deter persons from pursuing an exact algorithm for them. Although exact algorithms are not usually pursued for solving NP-complete problems, several exact algorithms were proposed. Some of these algorithms targeted modest input sizes or problem instances with a very low parameter. The reader will recollect that a FPT problem is defined with the problem I and the parameter k.

2.2 Models of Reconfiguration

The models of configuration are broadly classified as follows.

- 1. *Generic computation engine*
- 2. Instance-specific reconfiguration

Shown in Figure 2.1 are the steps involved in the *generic computation engine* [16][35][36]

2.2.1 Compile-Time Reconfiguration

In this model of reconfiguration, the circuit is compiled, synthesized and loaded once. The same configuration file is used for testing and processing different sets of data. This is the model used for most custom-computing machines. The configuration remains in the FPGA for the duration of the application. The same engine can be used and reused for different inputs. Hence for each application or algorithm, a new configuration is built that can be downloaded to the FPGA.



Figure 2.1 Generic graph engine compute model [16]



Figure 2.2 Instance-specific reconfiguration [16]

2.2.2 Instance Specific Reconfiguration

The other model of reconfiguration called the instance-specific reconfiguration, is based on the idea that the hardware circuit is optimized to the specific graph instance. It is also denoted as *dynamic compilation* whereas our approach uses *static compilation*. Shown in Figure 2.2 are the steps involved in *instance-specific reconfiguration*.

Suyama et al.[33] were the first to propose the use of reconfigurable computing power to solve hard problems such as the SAT. They developed an *instance-specific* logic circuit specialized to solve each problem instance of the SAT problem. Suyama et al[33] proposed a new parallel checking algorithm that would assign all variable values concurrently and scan all the clauses (constraints) simultaneously. They implemented a hard random 3-SAT problem with 300 variables and ran the logic circuits at about 1 MHz. They reported that the time taken for logic circuit generation from a problem description to be in the order of hours.

Suyama et al.[34] later developed a series of algorithms suitable for logic circuit implementation. The circuit implemented was able to solve a 400 variable problem within 1.6 minutes at a clock rate of 10 MHz. The aim of most of the then existing algorithms was to find just one solution, if it existed. An important improvement of their work over the then existing methods was that they aimed at finding all or multiple solutions.

Hamadi and Merceron [26] implemented the GSAT algorithm on FPGA's to speedup the resolution of SAT problems. The GSAT algorithm, a greedy local search procedure searches for satisfiable instantiations of formulas under conjunctive normal form. They proposed an incomplete algorithm, which dealt with formulas of large size. They argued that though the algorithm was incomplete, the existing technology was out of bounds for an exhaustive search with regards to large formulas. Incomplete algorithms are those that may not find a solution even if it does exist. Complete algorithms on the other hand are guaranteed to find a solution if it indeed existed.

In the initial years of using reconfigurable computing to solve hard problems, the SAT or the Satisfiability problem and numerous flavors of the same were explored to a great deal.

In particular Plessl and Platzner [15] discuss an instance-specific reconfigurable architecture for "*minimum covering*". It should be noted that the algorithm used is an exact algorithm, targeting an instance-specific architecture. Plessl and Platzner [15] have

demonstrated raw speedups of several orders of magnitude over the software versions. However they were constrained by the long synthesis and compilation times, as the architecture was instance-specific. Also, their approach uses a NP-Complete algorithm which limits scaling the problem size.

Numerous reconfigurable architectures were proposed for the boolean SAT problem. Zhong et al.[30] proposed a reconfigurable accelerator to accelerate problems in the CAD domain. This work too targeted the algorithm on an "input specific"[30] basis rather than a parameterized form.

Platzner et al. [17] also proposed different architectures to solve the boolean satisfiability problem. Overall speed-ups (taking into account the hardware compilation time of Xilinx design implementation tools) of 6.5x have been achieved. An exact algorithm was implemented in this case as well.

One of the limitations of all the above-discussed implementations is that a new circuit customized to the problem is developed for every problem instance. In hardware terms, this translates to a huge overhead from factors such as compilation time, synthesis time, mapping and place and route to name a few. For each new set of problem instances, the entire cycle of processing from a high level description to a bit-level generation is repeated.

Leong et al.[32] were the first to propose an implementation in 2001, which discussed this limitation of the architectures. They broke away from the architectures that were in vogue till then, by proposing an implementation that was devoid of the overheads involving re-synthesis, and repeated cycles of place and route for each problem instance.

Leong et al.[32] chose the WSAT algorithm as the prototype for implementing this new approach.

All of the discusses approaches use NP-complete algorithms. This thesis uses a computationally efficient algorithm. Also, the implementation approach in this thesis is a generic computation engine and not an instance specific engine.

2.3 The Pilchard Reconfigurable Platform

The Pilchard Reconfigurable computing platform was developed by Leong et al. [41] at the Chinese University of Hong Kong. The Pilchard houses a Xilinx Virtex 1000E FPGA, which has close to a million gates on it. Unlike other reconfigurable platforms that are based on a PCI interface, the Pilchard board resides in the DIMM (dual In-line memory module) slot of a standard personal computer. The Pilchard interface offers higher bandwidth, and lower latency [41]. One of the key features of the Pilchard board is the built-in clock generator. The built-in clock generator is capable of generating clocks whose periods are 1.5, 2, 2.5, 3, 5, 8 and 16 times that of the main clock. This way the user need not generate a clock divider circuit on chip. The Pilchard supports a 64-bit data bus and a 14-bit address bus. The main system clock can be either set to a frequency of 100 or 133 MHz. Shown in figure 2.3 is a snap shot of the Pilchard board.

2.4 Case Study – The Vertex Cover Problem

The Vertex Cover problem can be defined as follows. Given a graph G(V,E) and a parameter k, the objective is to find a subset S of the graph G, that will cover every edge of G. An edge is covered if either or both of its endpoints are present in S. In other words, removal of the vertices that are in S, amounts to the non-existance of the graph G. (Please note that, when a vertex is removed from the graph, all the edges that are





incident on it are removed, and hence the notion of the non-existance of the graph, when such a subset *S* is found.)

2.4.1 Algorithmic Reduction Techniques for FPT Problems

Pre-processing techniques prove very useful in handling large graph inputs. The objective of any pre-processing technique is to reduce the size of the graph instance before the actual process of branching. Abu-Khzam [2] in his work has mentioned a variety of reduction techniques to FPT problems. In particular, he established a suite of algorithmic tools to demonstrate the fact that FPT problems are in general amenable to reduction in size by use of suitable reduction techniques. He also introduces a new idea known as re-processing or interleaving. More information on this can be found in [2].

Some of the commonly used pre-processing techniques [2] are discussed below.

The discussed techniques are based on the properties of the graphs themselves. Of late, a variety of heuristics are in use, some of which have been used in this work.

- (i) Checking to see of the input graph is fully connected. Dealing with a fully connected graph is easier. Most algorithms assume that the input graph is already connected
- (ii) Dealing with high degree vertices: High degree vertices play an important role in the reduction techniques involved in the vertex cover problem. The fundamental concept behind the branching algorithm is that any randomly chosen vertex or all of its neighbors have to be in the cover. Let us assume that that we have a problem instance (G,k). Now if we chose a vertex P at random and it has (k+1) neighbors, then P has to be in every vertex cover of size k. This can be reasoned as follows. Let us assume that the selected vertex P is not in the cover. This would mean that all the neighbors of P are in the cover. But the number of neighbors it has is (k+1). Since the number of neighbors exceeds the requested parameter k, to guarantee that we get a cover of a maximum size of k, our assumption that the highest degree vertex is not in the cover is wrong. To give us a chance of finding a cover of maximum size k, either the highest degree vertex or all of its neighbors have to be in every vertex cover of size k.
- (iii) Dealing with low degree vertices: Abu-Khzam [2] has shown that if an instance (G,k), of the vertex cover problem has vertices of degree less than 3, then (G,k) can be pre-processed into a graph, (G',k') such that $\delta(G') > 2$ and k' < k. The author has also shown that a pendant vertex can be deleted in almost all problem instances. A pendant vertex is a vertex of degree one.

(iv) Detecting special subgraphs: Abu-Khzam [2] has shown that detection of special subgraphs can simplify the path to finding a solution to the problem instance to a great extent. In the case of the Vertex Cover problem, the presence of a simple path of length (2k+1) in an instance (G,k) implies that (G,k) is a no instance or no cover of size k_{max} exists for the instance (G,k).

Several other reduction or preprocessing techniques are discussed in [2]. Downey, Fellows and Stege [37] give a comprehensive outlook of the notion of Parameterized Complexity with special emphasis on the Vertex Cover problem.

However, these reduction techniques or preprocessing techniques are not computationally intensive. This thesis does not implement these techniques on hardware. Rather we concentrate on the computationally intensive part, namely branching.

2.4.2 Search Techniques for Finding a Solution to the Vertex Cover Problem

The fundamental idea behind finding an optimal cover to the graph lies in the fact that any vertex (chosen at random) or all of its neighbors have to be in the cover for a solution to be obtained. This property of the vertex cover problem is exploited to find an optimal solution given a graph G(V,E) and a parameter k.

In order that we minimize the number of iterations to find a solution, we choose vertices based on degree (rather than choose vertices at random). In this regard, it has been observed (from solutions) that, more often than not, the vertex of highest degree ends up being in the cover. By the property stated above, we can now start the algorithm with the assumption that the highest degree will be in the cover.

The algorithm then proceeds in a recursive fashion by adding more vertices or the neighbors of the vertices to the cover. Since there are two possible ways or forking or branching at each selected vertex, search tree algorithms are often referred to as branching algorithms [2].

2.4.3 Obtaining an Initial Solution and the Backtracking Approach

Rather than find a solution by an exhaustive search method, the branching algorithm proceeds by finding an initial partial solution, which may or may not represent the final correct solution. The algorithm then systematically proceeds by either finding a subset of the graph that represents the solution or by hitting a constraint that makes it impossible to process more nodes in the graph. In either case, the algorithm proceeds by returning to an earlier partial solution (stored in a stack) and taking the alternate choice. Thus we call this as a backtracking approach.

Remark 1

During the backtracking process, if the assumption that " the maximum degree vertex is in the cover" does not hold and if the number of neighbors of the highest degree vertex is greater than the parameter k, then we can safely declare that no solution is possible for the requested parameter k.

Remark 2

During the backtracking process, if all the possible nodes (dictated by the algorithm) have been visited and no solution has been found, we can again declare that no solution is possible for the requested parameter k

2.4.4 Algorithmic Formulation

The algorithmic formulation of obtaining an initial solution and the backtracking approach is described below. Given a graph G(V,E) and a parameter k, the algorithm for finding a cover of size $\leq k$ is as follows

```
while vertex count \leq k {
   vertex of highest degree added to the cover
   vertex count = vertex \ count + 1
   if edgeless{
           solution found \rightarrow done}
}
k edit = k
backtracking starts / continues:
neighbors of k_edit vertex added to the cover
k new = k new + 1
if number of neighbors of most recently added vertex > k_new {
   parameter value condition violated
   k edit = k edit -1
}
elsif number of neighbors of most recently added vertex = k_new {
           if edgeless{
```

solution found \rightarrow done}

else {

```
k edit = k edit -1}
```

}

else{

```
number_of_neighbors of most recently added vertex < k_new {
    while vertex_count ≤ k {
        vertex of highest degree added to the cover
        vertex_count = vertex_count + 1
        if edgeless {
            solution found → done}
        }
        k_edit = k_edit -1
        backtracking continues
```

```
if top of stack reached (
```

declare no solution for requested parameter

}

close

}

In this chapter, we discussed some of the key aspects of reconfigurable computing related to the hardware acceleration of optimization problems. In the next chapter, we discuss the actual implementation of the branching algorithm on the Pilchard reconfigurable platform.

Chapter 3

Approaches to Branching Implementations

We seek to devise and develop efficient algorithms for solving large problem instances. Techniques such as the Brute-force and Bounded search trees are used to implement this. The bounded search tree technique is a commonly used approach for solving many interesting problems. The Brute-force technique as discussed below is a totally exhaustive technique in comparison to the bounded search technique that is selective in its search space.

3.1 The Brute-Force Branching Technique

The brute-force branching technique as the name suggests, is an algorithm that performs a truly exhaustive search of the search space without exploiting any properties or regard to any sort of logical conclusions that can be derived from a graph. For example, In the Vertex Cover problem, given a graph G(V,E) and a parameter k, any vertex chosen or all of it neighbors have to in the cover.

The brute-force technique does not take into account any such property. Instead what it does is a fully exhaustive search of the search space. This is illustrated with the help of the following example. The graph considered in the example is shown in figure 3.1.



Figure 3.1 A simple graph to illustrate branching techniques

3.1.1 Why is the Brute-Force Technique Inefficient?

The search space that the brute force algorithm goes through before finding a solution is shown in table 3.1. The brute-force technique execution time grows exponentially with the value of the parameter k. For a graph of size k, the number of possible iterations or search spaces that the algorithm has to go through is 2^k . For large problem instances, the brute force algorithm introduces redundancy. Table 3.1 shows an example of the exhaustiveness of the search approach.

From a hardware perspective, the brute force algorithm can be easily implemented as a modified counter. However, the catch is that the time required to find a solution also grows exponentially with the problem size. In the table shown below, the highlighted parts of the text represent cases, in which the brute-force algorithm does find a solution, although the number of vertices in the cover exceeds the parameter k.

Number of Iteration	Cover Vector					Edgeless (Yes/No)	Cover < k(Yes/No)
	1	2	3	4	5		
1	0	0	0	0	1	No	NA
2	0	0	0	1	0	No	NA
3	0	0	0	1	1	No	NA
4	0	0	1	0	0	No	NA
5	0	0	1	0	1	No	NA
6	0	0	1	1	0	No	NA
7	0	0	1	1	1	Yes	No
8	0	1	0	0	0	No	NA
9	0	1	0	0	1	No	NA
10	0	1	0	1	0	No	NA
11	0	1	0	1	1	No	NA
12	0	1	1	0	0	No	NA
13	0	1	1	0	1	No	NA
<mark>14</mark>	0	1	1	1	0	Yes	No
15	0	1	1	1	1	No	NA
16	1	0	0	0	0	No	NA
17	1	0	0	0	1	No	NA
18	1	0	0	1	0	No	NA
19	1	0	0	1	1	No	NA
20	1	0	1	0	0	No	NA
<mark>21</mark>	1	0	1	0	1	Yes	No
22	1	0	1	1	0	No	NA
<mark>23</mark>	1	0	1	1	1	Yes	No
24	1	1	0	0	0	No	NA
25	1	1	0	0	1	No	NA
26	1	1	0	1	0	No	NA
27	1	1	0	1	1	Yes	No
28	1	1	1	0	0	No	NA
<mark>29</mark>	1	1	1	0	1	Yes	No
<mark>30</mark>	1	1	1	1	0	Yes	No
31	1	1	1	1	1	Yes	No

Table 3.1Search space for an instance (I,k) where k=2.

We can infer from table 3.1 that the brute force algorithm required 32 steps to arrive at a conclusion that no cover of size less than or equal to k exists.

In table 3.1, the entire search space for the brute-force branching is shown. In the succeeding sections, we shall see how the bounded search technique is more efficient than the brute-force technique The search space of the brute-force technique grows exponentially as the size of the problem. In fact, adding just one more node to the example shown in figure 3.1 would double the existing search space. Hence the brute force is a computationally intensive algorithm that is impractical as the problem size scales up-to even modest graph sizes of 50 vertices

3.1.2 Why the Bounded Search Technique?

It is imperative that we maintain a balanced decomposition of the search space to achieve scalability [38]. In a worst-case scenario, the asymptotically fastest *FPT* algorithm currently known for vertex cover is due to the work of Chen at al [39][38], and runs in $O(1.2852^k + kn)$. The brute force technique in comparison takes $O(n^k)$, to examine all subsets of size *k*. The bounded search tree technique consists of an exhaustive search in a tree whose size is bounded by a function of the parameter. The search for finding the cover is usually done using a depth-first search. The basis for selecting nodes to be in the cover is based on the highest current degree node. The tree branches at every selected node. At every selected node, there are two ways of branching. The first path is to assume that the selected node is in the cover and proceed. The second path is to assume that the neighbors of the selected vertex rather than the selected vertex are in the cover.
Thus the left subtree denotes the path that the selected vertex is in the cover. The right subtree on the other hand denotes the path that the neighbors of the selected vertex are in the cover. At this point, it is interesting to note that solutions are found faster if the neighbors of an earlier selected vertex are in the cover. This is because, when the selected vertex v is assumed to be not in the cover, all of its neighbors must be in the cover. If the degree of v is high, we converge faster to the solution.

If (G,k) is an instance of the vertex cover problem, the search for an answer(Yes/No) proceeds using the following search technique. Let xy be an edge in the graph G. Either x or y or both belong to the cover. We can take one of two paths here. We can either assume x to be in the cover and proceed or assume y to be in the cover and proceed recursively. If we assume x to be in the cover, the search proceeds with a new graph (G-x,k-1). Similarly, if we assume y to be in the cover, the search proceeds with a new graph (G-x,k-1). If (G-x,k-1) is edgeless, then we add x to the solution and stop. If not, we keep iteratively adding nodes or vertices of highest current degree and proceed. If the number of vertices added exceeds k, we retract (backtrack) the steps that we came through, and add the neighbors of the nodes that we had most recently added. Thus the number of possible covers in this particular search tree is 2^k .

3.2 Backtracking

The process of retracting the steps that the search tree came through initially and taking the path of the right subtree that was not taken previously is called backtracking. To illustrate this idea, we use the graph shown earlier in figure 3.1. This technique is computationally less intensive in comparison to the brute-force technique. The graph is shown again in figure 3.2. Shown in figure 3.3 is the pictorial representation of the backtracking process. The reader will observe that the search space is now visibly reduced and that an answer (Yes/No) is found much quicker, in comparison to the brute-force approach. This effect is more profound is large graph instances, wherein the brute force algorithm takes a longer time to find an answer.

3.3 Hardware Implementation on the Pilchard

The branching process is found to be split-up into the following functions.

- 1. Function to select the highest degree vertex based on the current graph
- 2. Function to check if the graph is edgeless
- Function for backtracking and adding the neighbors of the most recently added vertex
- 4. Function to maintain and update the stack (to store intermittent values of the cover vector at each leaf node)

It is important that we design each of the above steps in such a way that we obtain maximum concurrency and thus generate an appreciable speed-up over the software version of branching. Keeping this mind, the above-mentioned blocks were designed to obtain maximum parallelism and concurrency. On closer analysis of the graphs, it was clear that one could obtain considerable speedups by improving upon those modules in which the software versions of branching consumed a lot of time. The four points mentioned above fell into this category and hence the motivation to devise efficient hardware implementation of the same.



Figure 3.2 A simple graph to illustrate the backtracking approach



Figure 3.3 The backtracking process

3.3.1 Design of the Select Function- Ones Counting, an Important Combinational Block

The select vertex function systematically scans through each node of the graph and computes the degree of each node and thereby finds the maximum degree vertex based on the "current graph". The word "current graph" is important here because the graph is assumed to be devoid of all edges that emanate from a vertex that has already been added to the cover. For example, for the graph instance shown in figure 3.1, at the end of the first iteration, the maximum degree vertex is 3. After vertex 3 has been added to the cover, all the edges that are incident/emanate on/from it are removed and the graph is modified as shown in figure 3.4. Figure 3.5 shows a further modified graph, after node 4 has been removed. Now the maximum degree vertex is 4. In instances where there are more than one node that have the same maximum degree, the vertex that appears earlier in the search is added to the cover. For example, if in an instance, node 8 and 11 shares the same degree of say 56, node 8 is chosen ahead of 11.

The degree of a vertex is found by counting the number of incident edges it has. In an adjacency matrix, a '1' represents the existence of an edge between any two nodes and a '0' represents the absence of an edge. Hence to ascertain the degree of a node, we have to count the number of edges (represented by a '1' in the adjacency matrix) that are currently not covered by any node in the graph. There are a number of ways to do this and the most commonly used ways are

- 1. Using a sequential counter to count the number of ones
- 2. Using look-up tables
- 3. Using adder trees



Figure 3.4 After node 3 has been removed





All the above methods are discussed in the following sections

3.3.1.1 Using a Sequential Counter to Count the Number of Ones

Several important algorithms include the step of counting the number of "1" bits in a data word. Shown in figure 3.6 is the pictorial arrangement of the adders for the proposed 16 bit ones counter. A behavioral VHDL program, as shown in figure 3.7, can describe ones counting very easily. The RTL description shown in figure 3.7 is that of an ones counter that capable of counting the number of ones in a 16 bit data word. Although, this program is fully synthesizable, it generates a very slow, inefficient realization with 15 4-bit adders in series.



Figure 3.6 Schematic of a sequential ones counter

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity seq count is
port
       (
       data_in: in STD_LOGIC_VECTOR (15 downto 0);
       ones_count: out STD_LOGIC_VECTOR (3 downto 0)
       );
end seq_count;
architecture seq_count_a of seq_count is
begin
process (data in)
       variable tmp_ones_count : STD_LOGIC_VECTOR(3 downto 0);
begin
tmp ones count := "00000";
for i in 0 to 15 loop
       if (data in(i) = '1') then
              tmp_ones_count := tmp_ones_count + "0001";
       end if;
end loop;
ones count <= tmp ones count;
end process;
end seq_count_a;
```

Figure 3.7 Sequential ones counter

3.3.1.2 Using Look Up Tables for Counting the Number of Ones

As the name suggest, look up tables "look up" the value for a set of data inputs, from a pre-determined list of values. Since they do not need to explicitly perform calculations, they possess very little delay.

However, the drawback in using look up tables is their size. A complete look up table has to contain all the combinations of the possible inputs. In the case of counting the number of ones from a data word of 16 bits, there are 2^{16} possibilities.

Shown in figure 3.8 is the layout of the 16-bit look up table. To generate this look up table, MATLAB was used as a scripting tool. This script is shown in figure 3.9.



Figure 3.8 Layout of a 16 bit look up table

```
%function vhd gen(n,bit width,LUT size)
%profile on -detail builtin
clc
clear;
close all;
home;
LUT size=16;
n=2048;
bit width=16;
i=0:n;
s=dec2bin(i,bit width);
d = sum(s, 2);
temp=d(1);
final one=dec2bin(d-temp);
[x,sum width]=size(final one);
%opening file for writing
fname=sprintf('vhd gen%d.vhd',LUT size);
fprintf('creating file %s\n',fname);
fid=fopen(fname,'w');
%writing beginning stuff to the file
fprintf(fid,'-- vhdl file for 16 bit LUT \n');
fprintf(fid,'-- %s',fname);
fprintf(fid,' contains %d points of %d bit width \n',n,bit width);
fprintf(fid, 'LIBRARY ieee;\nUSE ieee.std logic 1164.ALL;\nUSE
ieee.std logic arith.ALL;\n');
fprintf(fid, '\n\nENTITY lut16 IS\n
                                      GENERIC(\n');
fprintf(fid,'
                    bit width : integer :=%d;\n',bit width);
fprintf(fid,'
                     sum width : integer :=%d\n',sum width);
fprintf(fid,'
               );\n PORT(\n');
fprintf(fid,'
                    bit vector :in std logic vector (%d downto
0);\n',bit width-1);
fprintf(fid,'
                     one count : OUT std logic vector ((sum width-1)
DOWNTO 0); n';
fprintf(fid, 'end lut16; \n');
%begin writing architecture
fprintf(fid,'ARCHITECTURE behavior OF lut16 IS\n\n BEGIN\n\n');
fprintf(fid, 'process(bit vector) \nbegin \n case bit vector is \n');
for i=1:n+1
        fprintf(fid,'
                            when "');
```

Figure 3.9 Matlab code to generate a 16 bit look up table

```
for j=1:bit width
            fprintf(fid, '%s', s(i, j));
        end
        fprintf(fid, '" => ');
        fprintf(fid, 'one count <= "');</pre>
        for k=1:sum width
            fprintf(fid,'%s',final one(i,k));
        end
        fprintf(fid, '"; \n');
end
fprintf(fid,'
                      when others => one count <= "11111"; (n');
%fprintf(fid,'
                       when others => \n');
fprintf(fid,' end case;\n\n');
fprintf(fid, 'end process; \nEND behavior; \n');
fclose(fid);
disp('done')
%profile report
```

Figure 3.9 (Continued)

3.3.1.2.1 Synthesis and Timing Results for the 16 bit Look Up Table

As expected, the look up table turned out be very bulky and occupied a sizeable part of the FPGA. The 16-bit look up table occupied 151 out of the available 12288 slices. Although this appears as a small number, this number would pose a severe bottleneck when the problem size is scaled up. For example, when the problem size is 256, we would require a minimum of 16 look up tables. This translates to the look up tables occupying 2416 slices, or 20 % of the chip, a certainly unacceptable number. Moreover, the bulky nature of the look up tables makes it difficult for the place and route tool to efficiently place and route the design for obtaining good speed.

In fact, these look up tables themselves take a large amount of time to go through the synthesis, mapping and place and route process. A hierarchical synthesis method was used to synthesize them. Synopsys FPGA compiler was used to synthesize them. Synthesis alone took close to 36 hours.

Even though the already synthesized look up table was used in the overall design, the final design exhibited huge synthesis and place and route times. Hence the design flow from a RTL level description to a bit-level generation took close to 2 hours at times.

Due to all these factors, the adder tree approach discussed in the next section was used to count the number of ones.

3.3.1.3 Using Adder Trees to Count the Number of Ones

To synthesize a more efficient realization of the ones counter, we must come up with an efficient structure and then write an architecture that describes it. Synopsys Designware components were used to implement the individual adders.

The adder trees occupied a very low percentage area of the chip in comparison to the look up table. The number of slices that the adder tree occupied was a mere 18 slices in comparison to the 151 occupied by the look up table. Since the adder trees were not bulky, the processes of synthesizing and place and route became easier and more importantly faster!

3.3.1.4 Function to Select the Highest Degree Vertex Based on the Current Graph

The "select highest degree vertex" function is implemented based on the current graph and the current cover vector. At any point, nodes that are already present in the

cover are not considered towards determining the current highest degree vertex. To illustrate this further, in the example shown in figure 3.10, the highest degree vertices are 3 and 4.

By our search technique, since 3 appears earlier in the search, node 3 is assumed to be included in the cover. Now all the edges that are incident on 3 are removed and a new graph is constructed. It can be seen from the modified graph shown in figure 3.11 that all edges incident on node 3 have been removed. The next call to the function "select highest degree vertex is based on this new graph as shown in figure 3.11. In this new modified graph, the highest degree vertex is 4. It is this evident, as to the choise of high degree vertices. Shown in figure 3.12 is the flowchart for the implementation of the "select vertex" function.







Figure 3.12 Flowchart for implementing the function "select vertex"

The state machine representation of the "select highest degree" function is shown in figure 3.13. Also shown in table 3.2 is the state machine encodings of the "select highest degree vertex" function.

3.3.2 Function to Check if the Graph is Edgeless Based on the Current Cover

Vector

The "edgeless check" function is implemented based on the current graph and the current cover vector. If a node is found to be in the cover vector, all the edges incident on it are covered, and this is a forgone conclusion. However, if a node is not present in the cover, we will have to check if all the edges that are incident on it are covered. Even if one of the edges is not covered, we declare that the graph is not fully edgeless and the branching process is continued from the point it was stopped. The flow chart for the implementation of the edgeless check function is shown in figure 3.14. Shown in figure 3.15 is the state machine representation of the same.

3.3.3 Recursive Implementation - Maintaining and Updating the Stack

Unlike the C programming language that dynamically updates and stores the stack for each recursive function call, VHDL or for that matter, no hardware description language supports arbitrary depth recursion. Any kind of recursive implementation must have a bound on it at run time.

Hence, stacks have to be exclusively created in advance for implementation that are recursive. The branching process being an inherently recursive implementation, warrants the creation of such a stack to store the intermittent values of the cover vector.



Figure 3.13 State machine implementation of the "select highest degree vertex

function"

Table 3.2State machine implementation of the "select highest degree vertex

function"

State Machine Encoding	Function of state
0000	Idle State
0001	Initialization State
0010	Adder Pipeline stage 1
0011	Adder Pipeline stage 2
0100	Adder Pipeline stage 3
0101	Adder Pipeline stage 4
0110	Address counter check state & Degree check state
0111	Wait state & Address increment state
1000	Degree check of final address



Figure 3.14 Flowchart for implementing the function "edgeless check"



Figure 3.15 State machine implementation of the "edgeless check" function

 Table 3.3
 State machine implementation of the "edgeless check" function

State Machine Encoding	Function of state
000	Idle state
001	Initialization state
010	Counter check state
011	Edgeless vector check
100	Address increment and wait state
101	Edgeless check of last address

subtype reg is std_logic_vector(63 downto 0); type regArray is array (integer range <>) of reg; signal registerFile : regArray(0 to 63);

Figure 3.16 Creating a stack on chip

One of the simplest methods of creating a stack on chip is shown in figure 3.16. The stack shown in figure 3.16 has a width of 64 and a depth of 64. This approach did not pose any problems for small problem instances. For small problem instances of size 16 and 32, the total area occupied on the chip was not an appreciable one. There were no errors or discrepancies in timing too. Shown in table 3.4 and table 3.5 is the respective area and timing report's of the 16 and 32 bit problem instances. However, when the problem size was scaled up to a size of 64, an exponential increase in the area occupied was observed. The timing results were still worse, with the timing even failing to meet the minimum required speed of 6 MHz!

One of the other drawbacks of using this approach was that the time taken for synthesis and place and route was agonizingly huge. It turns out any kind of exercise to build a large memory on chip is just not worth it, be it an FPGA or an ASIC. Shown in table 3.6 is the time taken for the place and route process for different problem instances.

It was apparent that, building a stack or memory on chip, using the real estate on chip was a futile exercise. It was beneficial to use this approach for small instances, but a "strict no" for bigger problem sizes. One of the possible alternatives was to use a memory component from external vendors such as Synopsys Designware. However, documentation manuals [42]

Problem Instance Size	Number of slices	Percentage occupation on chip
16	709 out of 12288	5%
32	2079 out of 12288	16%
64	9315 out of 12288	75%

Table 3.4Area occupied by each problem instance

Table 3.5Timing report for each problem instance

Problem	Attempted Maximum	Tool Generated	Timing
Instance size	Speed (MHz)	Maximum Speed	Failure/Success
		(MHz)	
16	33	35	Successful
32	20	22	Successful
64	6	On the order of a few	Failed
		kilohertz	

Table 3.6Time for place and route for each problem instance

Problem Instance size	Time for Place and Route	
16	7 minutes	
32	27 minutes	
64	2 hours and 17 minutes	

from Designware suggested that their RAM's and ROM's were to be used only as a scratch-pad memory and not for implementing huge data-paths on chip.

The only other viable alternative was to use the Xilinx Dual Port RAM on the chip. This approach was not pursued in the beginning because of latency issues. Shown in figure 3.17 and figure 3.18 are the read and write timing diagrams [43] for the Xilinx Dual Port RAM. It is evident from the figure that there is a definite lag (delay) between the onset of an address on the address bus and the appearance of the contents of the address on the output data bus.

3.4 Memory Issues for Implementation of Graphs of Size Greater than 64

One of the main limitations of the Pilchard reconfigurable platform is the limited addressing capability. Although, 14 address lines are provided, only 8 of then can actually be used. Hence, the designer is limited to addressing just 2^8 or 256 addresses from the console. Compounded to this problem is the capability of the data bus of the Pilchard. The input and output data bus of the Pilchard reconfigurable platform being



Figure 3.17 Timing diagram of writing to the dual port RAM [43]



Figure 3.18 Timing diagram of reading from the dual port RAM [43]

limited to a width of 64 bits provides a serious impediment to the efficient execution of the algorithm.

For graphs of size 64 and less, this was never a problem. Trouble begins when we target graphs of size greater than 64. The data structure used in the work here is an adjacency matrix, essentially a square matrix. Once the size of the adjacency matrix exceeds 64, we cannot transfer the entire contents of a row or a column of the matrix in a single transaction. Questions then arise as to a suitable method of transferring the entire adjacency matrix onto the onboard Xilinx Virtex RAM. Several ideas were experimented with. They are discussed in the sections that follow.

3.4.1 Method 1: Using the Symmetry of the Adjacency Matrix

One of the first methods to be discussed was the exploitation of the symmetries of the adjacency matrix. Since the adjacency matrix is symmetrical about the diagonal, it naturally becomes a choice. Given either the upper triangular or the lower triangular matrix of any adjacency matrix, it is easy to reconstruct the graph because of the symmetries. The following algorithm extracts the row of the vertex without reconstructing the entire graph. With the example graph and adjacency matrix shown in figure 3.19 and figure 3.20, the algorithm is verified.

In the adjacency matrix representation of the sample graph shown in figure 3.16, 1,2,3,4,5 represent the vertices. A, B, C, D, E are variables that are either 1's or 0's that represent the existence of a connection between the vertices. Hence the dotted lines denoted the existence of an edge.



Figure 3.19 Sample graph of size 5

	1	2	3	4	5
1	0	А	В	С	D
2	А	0	Е	F	G
3	В	Е	0	Н	Ι
4	С	F	Η	0	J
5	D	G	Ι	J	0

Figure 3.20 Adjacency matrix representation of figure 3.19

The number of elements required to represent the 1^{st} row of an adjacency matrix of n vertices, excluding the element along the diagonal of the matrix is *(n-1)*.

Similarly the number of elements required to represent the 2^{nd} row of an adjacency matrix of n vertices, excluding the element along the diagonal of the matrix is *(n-2)*.

Going by the same lines of reduction, the number of elements required to represent the m^{th} row of an adjacency matrix of n vertices, excluding the element along the diagonal of the matrix is (n-m).

Therefore, the total number of elements required to represent the entire adjacency matrix

$$(n-1) + (n-2) + n - 3) + \dots (n-m) + 1 + 0$$

Note that the last row needs 0 unique elements to represent it.

Hence, it is fairly evident that the number of elements required to represent a graph of size n is just the elements of the upper triangular matrix and is given by

Number of elements =
$$[n*(n-1) \div 2]$$

In the graph shown in figure 3.17, the graph is of size 5 and hence the number of elements required is

$$[5*(5-1)\div 2] = 10$$

Having derived this, we now aim to obtain the row vector corresponding to a particular vertex "i". The row vector corresponding to any vertex is divided into two parts, the divider being the "0" along the diagonal. We shall use this property to extract the row vector corresponding to the vertex "i".

This process is split into 3 stages:

Pick until (i-1) elements of a total of *n* elements in the order shown below, where *n* represents the size of the square matrix.

 $(i-1)^{th}$ element, $(i+2)^{nd}$ element, $(i+4)^{th}$ element, $(i+6)^{th}$ element.(i-1)elements

- After we extract the above elements, we then append a zero this result
- All that we are left with is to add the rest of the elements. We have already extracted *i* elements. We have to extract the remaining *(n-i) elements*. So we add the remaining *(n-i)* elements starting from the element represented by the expression

$$[(i-1)*(n-(i/2))+1]$$

• Exceptions to handle

The algorithm will hold for all the vertices except the last element of the last vertex. But in any case, we will be handling the first and the last vertex separately.

3.4.1.1 Limitations of Using this Approach

The limitation of using this approach is that a lot of time is wasted in reconstructing the matrix every time a row of the matrix needs to be addressed. The branching algorithm is a highly data intensive algorithm in the sense that the access to the adjacency matrix is frequent. Any approach that wastes a lot of time reconstructing the matrix would add a large overhead to the algorithm. Hence this approach was not used to address the memory problem that we were facing.

3.4.2 Method 2: Using More than one Address to Hold the Contents of a Row of an Adjacency Matrix

The maximum number of addressable locations in the Pilchard reconfigurable platform is 256. The input data bus of the Pilchard supported 64 bits of data transfer. A work around solution had to be thought of to address this data width problem as the adjacency matrices are square in nature. Hence an adjacency matrix of size greater than 64 would have data width greater than 64. Rather than use the address lines for addressing, the data input lines were used both for addressing and data input. The first 10 bits of the input data bus was used for addressing and the last 32 bits were used for data transfer. The rest of the bits were unused. Figure 3.18 gives an accurate idea of the addressing and data transfer process.

$$\underbrace{63,62,61,60,59,\ldots,32}_{\text{Data_input}},\underbrace{31,29,\ldots,10}_{\text{Unused_bits}},\underbrace{9,8,\ldots,0}_{\text{Addressing}}$$

For example, a row of an adjacency matrix of size 128 would be broken up into 4 segments each of 32 bits, before transferring it to the onboard Xilinx Virtex RAM. In the example, the 128 bit wide vector is split into four contiguous segments of 32 bits each.

To access a row of the adjacency matrix, one would have to address a number of address location, depending on the problem size. For example, to access the contents of a single row of a graph of size 128, we would require 4 address reads. For a graph of size 256, one would require 8 address reads.

3.4.2.1 Advantages and Disadvantages of Using this Approach

By using this approach, the overhead of reconstructing the matrix is removed. Each row of the adjacency matrix is stored as a separate entity and so no time is wasted in trying to reconstruct the contents of a row of the adjacency matrix.

While this does not pose a problem in respect of an implementation point of view, accessing a row requires multiple reads, again an overhead considering the frequency with which rows of the adjacency matrix are addressed. Hence this approach was dropped in favor of an approach discussed in the next section.

3.4.3 Using a State Machine to Re-construct the Entire Adjacency Matrix

We observed that methods 1 and 2, proved inefficient and possessed large overheads, as far as the final implementation of the branching algorithm was concerned. Methods (1) and (2) exposed the chink in the armory of the branching algorithm. We needed the data corresponding to a row in a single shot rather than in spurts.

Data had to be arranged such that each row of the graph occupied exactly one row of the RAM. This way, there would be no overhead on the Branching algorithm on chip, as there would be only one memory access corresponding to the adjacency list corresponding to a vertex. So method (2) was modified to facilitate the re-construction of the matrix before the actual branching implementation commenced.

Shown in figure 3.21 is the devided algorithm to use more than one address to store the contents of one row. The only overhead in this approach would be that of the initial concatenation process. This however can be safely neglected, as it is very small. The algorithm for method (3) is discussed in figure 3.22



Figure 3.21 Using more than one address to store the contents of one row

The following algorithm lists the steps involved in writing an adjacency matrix of size 256 into the Xilinx Virtex RAM on the Pilchard.

- 1. Break each row of the adjacency matrix into 32 bit chunks
- Using the write64 C routine of the Pilchard Interface, write the entire contents of a row of the matrix, in 8 steps. For example, the first 32 bit chunk would be written to the 1st address, the 2nd 32 bit chunk to the 2nd address and so on.
- 3. After the entire matrix has been written in this fashion, use the "addr" line of the Pilchard to initiate the concatenation process
- 4. The concatenation process now starts.
- 5. After the state machine completes the entire process of concatenation, a "finish_load" signal is made high to signal the fact that the concatenation process is now complete and that the branching process can commence.

Figure 3.22 Algorithm used for the RAM concatenation process

3.5 Reading the Final Output

In problems of sizes greater than 64, the final output, namely the cover vector is of size equal to the problem size. However, the output data line of the Pilchard platform supports just 64 bits. Hence, we have to read the final output in spurts of 64 bits. To do this, the final output has to be stored in some kind of a buffer or RAM in order that we read the bits in order.

For this purpose, an output RAM was created to store the cover vector before reading it out. Shown in table 3.7 is the breakup of the number of RAM blocks used for different problem sizes.

Problem	Adjacency	Total No.
Size	matrix	of RAM
	size [¢]	blocks
		required
128	129 x 128	21
256	257 x 256	81
512	513 x 512	321
1024	1025x1024	1281
2048	2049x2048	5121
4096	4097x4096	20481

Table 3.7Number of RAM blocks used for different problem sizes

 ϕ - Size of adjacency matrix is 129 x129 because the value of k too is fed into the initial

input matrix

Chapter 4

<u>Results</u>

4.1 Test Vector Generation

For the purpose of debugging, test benches had to be built to simulate and debug in case of erroneous results. Unlike other test benches, which are written from scratch, in the branching implementation, automatic test bench generation became a necessity simply because of the huge amount of data involved. Scripts written in MATLAB[®] were used to generate test benches from the original adjacency matrix.

Some of the important signals or variables in the branching process are mentioned below.

- 1. order_vector Stores the order in which the vertices are added to the cover.
- 2. stack_indicator Serves to maintain the order in which the branching takes place. When the branching implementation steps to the backtracking process, it is imperative that we process all possible branches and do not miss any part of the search space. The stack indicator directs the implementation to the path it should take next, in an event of a solution not being found.
- 3. mask vector Represents the cover of the process at any instant of time.

Graph Size	Number of Slices occupied	Percentage Area Occupation
16	410 /12288	3
64	1287/12288	10
128	2613/12288	21
256	5898/12288	48

Table 4.1Number of slices occupied by graphs of different sizes

4.2 Hardware Implementation – Area Results

Shown in table 4.1 is the number of slices occupied by graphs of different sizes. Also shown in figure 4.1 is the area distribution for graphs of different sizes using a stack implemented with the following two methods:

- 1. Stack implemented using transistors on chip
- 2. Stack implemented using the Xilinx Virtex RAM

The Dual-Port Block Memory module for the Virtex 1000E part is composed of single or multiple 4Kilo-bits blocks called Select-RAM+TM. The dual port memory has two independent ports that enable shared access to a single memory location. Simultaneous reads from the same memory location may occur, but all other simultaneous, reading-from, and writing to the same memory location will result in



Figure 4.1 Percentage area occupancy with different stack implementation

correct data being written into the memory, but invalid data being read. The Virtex 1000E possesses 96 RAM blocks. It is interesting to note that the problem scales promisingly using a stack implemented with the Xilinx Virtex RAM. The data for the graphs of sizes 128 and 256 for the stack on chip implementation are not shown in figure 4.1 as they exceed the area of the chip. Hence these values were not shown in the figure

4.3 Hardware Implementation – Circuit Speed Results

In order that we obtain sufficient speeds of operation, critical paths in the design have to be broken to generate increased speeds of operation. Shown in table 4.2 are the speeds of operation with the stack implemented on chip.

It can be observed from table 4.2 that the 64 bit branching implementation with the stack implemented on chip fails to meet the timing requirements. Although the expected critical path in the design, namely the signal that computes the neighbor count of each vertex has been pipelined to increase the speed of the operations, the 64-bit

Graph	Percentage Area	Attempted Frequency	Tool Generated	Failure/
Size	Occupation	(MHz)	Frequency	Success
			(MHz)	
16	5	33	35	Success
32	16	20	22	Success
64	75	6	In the order of a few	Failure
			KHz	
128	Would have run			
	out of space			
256	Would have run			
	out of space			

Table 4.2Circuit speed of operation with stack implemented on chip

implementation which fails miserably to meet even the lowest the timing constraint of 6 MHz. This timing failure can be attributed to the fact that the place and route process is severely impeded by the sheer volume of the design that it has to route.

However, in case of the implementation, with the stack being implemented on the Virtex RAM, the problem scales appreciably to allow for higher speeds of operation.

In direct contrast to the above seen results, the circuit implemented with the stack on the Virtex Block RAM, scales appreciably with good speeds of operation. Shown in table 4.3 are the speeds of operation for this approach.

4.4 Comparison of Software and Hardware Execution Time

The hardware and software branching implementations were executed and tested on randomly generated graphs. The hardware specifications of the machines on which the software implementation of branching was executed are shown in table 4.4

Shown in table 4.5 are the software and hardware execution times for random graphs. Speedups of several orders of magnitude have been obtained with the hardware implementation over the software implementation. The speedups obtained with the test graphs, range from a minimum of 59 to a maximum of 127. The minimum speedups were obtained on sparse graphs, which have relatively lesser edges. Lesser edges reduce the search space that the branching process has to cover and hence the lesser speedups.

Shown in figure 4.2 is a plot of the speedups obtained with the hardware branching implementation. The average speedup with the tested graphs was found to be 93
Table 4.3	Circuit speed of o	peration with stack im	plemented on the Virtex

Graph Size	Percentage Area	Frequency (MHz)	Failure/
	Occupation		Success
16	3	40	Success
64	10	33	Success
128	21	33	Success
256	48	25	Success
512	25-35 on the latest Virtex2 Pro	25(expected)	Expected success
1024	Close to 75 on the latest Virtex2Pro	12.5(expected)	Expected success

Machine	Sun4u	Pentium III
hardware		
OS version	5.8	Mandrake Linux 2.4
Processor type	Sparcv9 @ 450 MHz,	Pentium III @
	Dual processors	800 MHz
Memory	2048 Mbytes	2048 Mbytes

Table 4.4Hardware specifications of the software platform

Cover	Software	Software	FPGA	Instance	Speedup
Size	Runtime-	Runtime-	Runtime	Туре	in
	Sun SparcV9	Pentium III	(seconds)		comparison to
	@ 450 Mhz	@ 800 MHz			the Sun Sparc
	(seconds)	(seconds)			machines
248	1.959389	0.702033	.016131	Yes	121
247	2.154869	0.923886	.023092	Yes	93
246	3.624747	1.324847	.034942	Yes	103
245	16.612613	6.685848	.187441	Yes	88
244	1294 seconds	502	14.758701	Yes	88
243	2949	1119	32.134554	No	92
242	2183 seconds	886	24.889479	No	90
245	4.674909	1.824063	.051410	Yes	91
244	3748 seconds	1535	44.217833	No	85
243	3845 seconds	1218	34.311693	No	88
225	175.631178	72.568051	2.630510	No	66
200	34.138157	12.647959	.323884	No	105
100	.759341	0.315154	.006982	No	108
160	4.540354	1.795218	.042833	No	106
	Cover Size 248 247 246 245 244 243 242 243 242 244 243 242 244 243 225 200 100 160	CoverSoftwareSizeRuntime-Sun SparcV9@ 450 Mhz(@ 450 Mhz(seconds)2481.9593892472.1548692463.62474724516.6126132441294 seconds24329492422183 seconds2443748 seconds2433845 seconds2433845 seconds2433845 seconds24334.138157100.7593411604.540354	Cover Software Software Size Runtime- Runtime- Sun SparcV9 Pentium III @ 450 Mhz @ 800 MHz @ 450 Mhz @ 800 MHz (seconds) (seconds) 248 1.959389 0.702033 247 2.154869 0.923886 246 3.624747 1.324847 245 16.612613 6.685848 244 1294 seconds 502 243 2949 1119 242 2183 seconds 886 244 3748 seconds 1535 243 3845 seconds 1218 225 175.631178 72.568051 200 34.138157 12.647959 100 .759341 0.315154 160 4.540354 1.795218	Cover Software Software FPGA Size Runtime- Runtime- Runtime Sun SparcV9 Pentium III (seconds) @ 450 Mhz @ 800 MHz (seconds) [@ 450 Mhz] @ 800 MHz (seconds) 248 1.959389 0.702033 .016131 247 2.154869 0.923886 .023092 246 3.624747 1.324847 .034942 245 16.612613 6.685848 .187441 244 1294 seconds 502 14.758701 243 2949 1119 32.134554 242 2183 seconds 886 24.889479 245 4.674909 1.824063 .051410 244 3748 seconds 1535 44.217833 243 3845 seconds 1218 34.311693 225 175.631178 72.568051 2.630510 200 34.138157 12.647959 .323884 100 .759341 0.315154	Cover Software Software FPGA Instance Size Runtime- Runtime- Runtime Runtime Type Sun SparcV9 Pentium III (seconds) (seconds) (seconds)

Table 4.5	Comparison	of hardware	and software	execution times
-----------	------------	-------------	--------------	-----------------

256	150	1.479390	0.602138	.014585	No	101
256	25	.706478	0.286341	.011974	Yes	59
256	24	.666915	0.259659	.009888	No	67
256	40	.365398	0.156231	.002860	No	127

Table 4.5 (Contd.)



.



Figure 4.2 Speedup plot

Chapter 5

Future Work

What has been discussed and implemented in this work is just the tip of the iceberg. There is more to work on (as always). The Vertex Cover problem is just a prototype implementation that we have targeted as a part of an ongoing effort to target hard problems that require considerable amount of software computing power. Many CAD problems are NP-complete and hence we have at our disposal an entire suite of problems to tackle.

An immediate requirement for the vertex cover problem is to scale up to larger sized graphs. The maximum sized graph that has been implemented here is just 256, still a relatively small. What would be desirable is to interconnect the reconfigurable nodes with Netsolve. This way, any problem that takes more than a pre-determined amount of time to execute on hardware could be transferred to the reconfigurable platform.

There are several other issues to be dealt with too. The whole notion of developing a high performance reconfigurable network involves issues such as efficient load balancing, scheduling, modeling and analysis of high performance reconfigurable systems. The field of high performance reconfigurable systems is still a vastly unexplored area with ample scope for research. The final objective is to utilize the inherent computing power of reconfigurable networks by building an array of efficient systems that permit the easy and efficient flow of information between hardware and software.

The work that has been shown here is merely a first step in this direction.

Bibliography

- [1] Christian Plessl and Marco Platzner. Custom Computing Machines for the Set Covering Problem. *Proceedings of FPGAs for Custom Computing Machines* (FCCM'02). Napa, CA, USA, April 2002.
- [2] Topics in Graph algorithms: structural results and algorithmic techniques, with applications, a dissertation presented for the doctor of philosophy degree, Faisal Nabih Abu-Khzam, University of Tennessee.
- [3] "Design Flow for Automatic Mapping of Graphical Programming Applications to Adaptive Computing Systems," *Workshop on High Performance Embedded Computing*, Boston, Massachusetts, September, 2000, S. Ong, N. Kerkiz, B. Srijanto, C. Tan, M.A. Langston, D. F. Newport and D. W. Bouldin.
- [4] ``Automatic Mapping of Multiple Applications to Multiple Adaptive Computing Systems," *IEEE Symposium on Field-Programmable Custom Computing Machines*, Rohnert Park, California, April, 2001, S. Ong, N. Kerkiz, B. Srijanto, C. Tan, Langston M, D. F. Newport and D. W. Bouldin.
- [5] ``On Special-Purpose Hardware Clusters for High-Performance Computational Grids," *International Conference on Parallel and Distributed Computing and Systems*, Cambridge, Massachusetts, November, 2002, J. M. Lehrter, F. N. Abu-Khzam, D. W. Bouldin, M. A. Langston and G. D. Peterson.
- [6] J. L. Gustaffson, "Reevaluating Amdahl's Law,", *Communicationas of ACM*, pp 532-533,1988
- [7] J. Chen, I. Kanj, and W. Jia. Vertex cover: further observations and further improvements. *Journal of Algorithms*, 41:280–301, 2001.

- [8] Algorithms for VLSI design automation- Sabih H. Gerez, Kluwer Publishers
- [9] <u>www.wikipedia.com</u>
- [10] Verification of intellectual property blocks using reconfigurable hardware, a thesis for the Master of Sceince degree, presented by Koay Teng Kuan , University of Tennesssee.
- [11] M. R. Fellows and M. A. Langston. Nonconstructive advances in polynomial time complexity. *Information Processing Letters*, 26:157–162, 1987.
- [12] M. R. Fellows and M. A. Langston. Nonconstructive tools for proving polynomial-time decidability. *Journal of the ACM*, 35:727–739, 1988.
- [13] M. R. Fellows and M. A. Langston. On well-partial-order theory and its application to combinatorial problems of VLSI design. *SIAM Journal on Discrete Mathematics*, 5:117–126, 1992.
- [14] M. R. Fellows and M. A. Langston. On search, decision and the efficiency of polynomial-time algorithms. *Journal of Computer and Systems Sciences*, 49:769– 779, 1994.
- [15] Christian Plessl and Marco Platzner. Instance-Specific Accelerators for Minimum Covering. Proceedings of the 1st International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'01).
 pages 85-91, Las Vegas, USA, June 2001.
- [16] Marco Platzner. Reconfigurable Accelerators for Combinatorial Problems. IEEE Computer, pages 58-60, April 2000.
- [17] Marco Platzner and Giovanni De Micheli. Acceleration of Satisfiability Algorithms by Reconfigurable Hardware. *Proceedings of the 8th international*

Workshop on Field Programmable Logic and Applications (FPL'98), pages 69-78, Tallinn, Estonia, 1998.

- [18] Wong Hiu Yung, Yuen Wing Seung, Kin Hong Lee, and Philip Heng Wai Leong. A Runtime Reconfiguration Implementation of the GSAT Algorithm. In Int'l Workshop on Field Programmable Logic and Applications, pages 526–531. Springer, 1999.
- [19] M. Abramovici and J. T. De Sousa. A SAT Solver Using Reconfigurable Hardware and Virtual Logic. *Journal of Automated Reasoning*, 24(1-2):5–36, 2000.
- [20] M. Abramovici and D. Saab. Satisfiability on Reconfigurable Hardware. In Int'l Workshop on Field-programmable Logic and Applications, pages 448–456.
 Springer, 1997.
- [21] J. Babb, M. Frank, and A. Agarwal. Solving graph problems with dynamic computation structures. In SPIE: High-Speed Computing, Digital Signal Processing, and Filterung Using Reconfigurable Logic, volume 2914, pages 225– 236, 1996.
- [22] A. Dandalis, A.Mei, and V. K. Prasanna. Domain Specific Mapping for Solving Graph Problems on Reconfigurable Devices. In Reconfigurable Architecures Workshop, 1999.
- [23] Matlab.Documentation, "MATLAB-The Language of Technical Computing, Using Matlab version 6.0," August 2002 ed: COPYRIGHT 1984 - 2002 by The MathWorks, Inc., 2002.,
- [24] *The Designers Guide to VHDL*, Peter J Ashenden, Morgan Kaufmann publishers.

- [25] VHDL Synthesis Primer, Jeyaram Bhaskar, Morgan Kaufmannn publishers
- [26] Y. Hamadi and D. Merceron. Reconfigurable Architectures: A New Vision for Optimization Problems. In Int'l Conference on Principles and Practice of Constraint Programming, pages 209–221. Springer, 1997.
- [27] R. Rudell and A. Sangiovanni-Vincentelli. Multiple-valued Minimization for PLA Optimization. *IEEE Transactions on CAD/ICAS*, 6(5):727–750, 1987.
- [28] T. Suyama, M. Yokoo, and A. Nagoya. Solving satisfiability problems on FPGAs using experimental unit propagation. In Int'l Conference on Principles and Practice of Constraint Programming, volume 1713, pages 434–445. Springer, 1999.
- [29] E. E. Swartzlander JR. Parallel counters. *IEEE Transactions on Computers*, C-22(11):1021–1024, November 1973.
- [30] P. Zhong, P. Ashar, S. Malik, and M. Martonosi. Using reconfigurable computing techniques to accelerate problems in the CAD domain: a case study with Boolean satisfiability. *In Design Automation Conference*, pages 194–199. IEEE, 1998.
- [31] P. Zhong, M. Martonosi, P. Ashar, and S. Malik. Using configurable computing to accelerate Boolean satisfiability. *IEEE Transactions on Computer Aided Design* of Integrated Circuits and Systems, 18(6):861–868, June 1999.
- [32] P. Leong, C. Sham, W.Wong, H. Wong, W. Yuen, M. Leong. A Bitstream Reconfigurable FPGA implementation of the WSAT Algorithm. *IEEE Transactions on Very Large Scale Integration Systems*, VOL.9,No.1,Febraury 2001.

- [33] T. Suyama, M. Yokoo, H.Sawada . Solving satisfiability problems using field programmable gate arrays: first results. *In Second International conference on Principles and Practice of constraint programming*, pages 497-509, 1996.
- [34] T. Suyama, M. Yokoo, H.Sawada and A. Nagoya. Solving satisfiability problems using reconfigurable computing. *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 9,No.1, Febraury 2001.
- [35] Eduardo Sanchez, Moshe Sipper, Jacques-Olivier Haenni, Jean-Luc Beuchat, Andre¬ Stauffer, and Andres Perez-Uribe. Static and Dynamic Configurable Systems. *IEEE transactions on computers*, Vol. 48, No. 6, June 1999.
- [36] Brad L. Hutchings and Michael J. Wirthlin. Implementation Approaches for Reconfigurable Logic Applications. In International Workshop on Field-Programmable Logic and Applications (FPL), pages 419-428,1995
- [37] Rodney G. Downey, Micheal R. Fellows, and Ulrike Stege. Parameterized Complexity: A Framework for Systematically Confronting Computational Intractability. Springer-Verlag, 1999
- [38] Faisal N. Abu-Khzam, Michael A. Langston and Pushkar Shanbhag. Scalable Parallel Algorithms for Difficult Combinatorial Problems: A Case Study in Optimization, *IASTED International Conference on Parallel and Distributed Computing and Systems (PDCS)*, Marina Del Rey, USA, November 2003.
- [39] Peterson, G. D. and Smith, M. C., "Programming High Performance Reconfigurable Computers," *SSGRR 2001*, 2001, Rome, Italy.
- [40] Pilchard User Reference (v0.2) . K.H.Tsoi, Chinese University of Hong Kong, July 2003

- [41] P. H. W. Leong, M. P. Leong, O. Y. H. Cheung, T. Tung, C. M. Kwok, M. Y. Wong, and K. H. Lee, "Pilchard A Recongurable Computing Platform with Memory Slot Interface," *Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines*, 2001.
- [42] Synopsys Designware Foundation Library Databook Volume 1
- [43] Xilinx Coregen Documentation and product information manuals from www.xilinx.com

<u>Appendix</u>

PILCHARD.VHD

library ieee; use ieee.std logic 1164.all; entity pilchard is port PADS exchecker reset: in std logic; PADS dimm ck: in std logic; PADS dimm cke: in std logic vector(1 downto 0); PADS dimm ras: in std logic; PADS dimm cas: in std logic; PADS dimm we: in std logic; PADS dimm s: std logic vector(3 downto 0); PADS dimm a: in std logic vector(13 downto 0); PADS dimm ba: in std logic vector(1 downto 0); PADS dimm rege: in std logic; PADS dimm d: inout std logic vector(63 downto 0); PADS dimm cb: inout std logic vector(7 downto 0); PADS dimm dqmb: in std logic vector(7 downto 0); PADS dimm scl: in std logic; PADS dimm sda: inout std logic; PADS dimm sa: in std logic vector(2 downto 0); PADS dimm wp: in std logic; PADS io conn: inout std logic vector(27 downto 0)); end pilchard; architecture syn of pilchard is component INV port O: out std logic; I: in std logic); end component; component BUF port I: in std logic; O: out std logic);

```
end component;
component BUFG
port
       (
       I: in std logic;
       O: out std_logic
       );
end component;
component CLKDLLHF is
port
       (
       CLKIN: in std logic;
       CLKFB: in std logic;
       RST: in std logic;
      CLK0: out std_logic;
       CLK180: out std logic;
       CLKDV: out std_logic;
       LOCKED: out std logic
       );
end component;
component FDC is
port
       (
       C: in std_logic;
       CLR: in std logic;
       D: in std logic;
       Q: out std logic
       );
end component;
component IBUF
port
       (
      I: in std_logic;
       O: out std logic
       );
end component;
component IBUFG
port
```

```
(
       I: in std logic;
       O: out std logic
       );
end component;
component IOB_FDC is
port
       (
       C: in std logic;
       CLR: in std logic;
       D: in std logic;
       Q: out std_logic
       );
end component;
component IOBUF
port
       (
       I: in std logic;
       O: out std logic;
       T: in std_logic;
       IO: inout std logic
       );
end component;
component OBUF
port
       I: in std logic;
       O: out std logic
       );
end component;
component STARTUP_VIRTEX
port
       (
       GSR: in std logic;
       GTS: in std_logic;
       CLK: in std logic
       );
end component;
component pcore
port
```

(
 clk: in std_logic;
 clkdiv: in std_logic;
 rst: in std_logic;
 read: in std_logic;
 write: in std_logic_vector(13 downto 0);
 din: in std_logic_vector(63 downto 0);
 dout: out std_logic_vector(63 downto 0);
 dmask: in std_logic_vector(63 downto 0);
 extin: in std_logic_vector(25 downto 0);
 extout: out std_logic_vector(25 downto 0);
 extctrl: out std_logic_vector(25 downto 0);

end component;

signal clkdllhf clk0: std logic; signal clkdllhf clkdiv: std logic; signal dimm ck bufg: std logic; signal dimm s ibuf: std logic; signal dimm ras ibuf: std logic; signal dimm cas ibuf: std logic; signal dimm we ibuf: std logic; signal dimm s ibuf d: std logic; signal dimm ras ibuf d: std logic; signal dimm cas ibuf d: std logic; signal dimm we ibuf d: std logic; signal dimm d iobuf i: std logic vector(63 downto 0); signal dimm d iobuf o: std logic vector(63 downto 0); signal dimm d iobuf t: std logic vector(63 downto 0); signal dimm a ibuf: std logic vector(14 downto 0); signal dimm dqmb ibuf: std logic vector(7 downto 0); signal io conn iobuf i: std logic vector(27 downto 0); signal io conn iobuf o: std logic vector(27 downto 0); signal io conn iobuf t: std logic vector(27 downto 0); signal s,ras,cas,we : std logic; signal VDD: std logic; signal GND: std logic; signal CLK: std logic; signal CLKDIV: std logic; signal RESET: std logic; signal READ: std logic; signal WRITE: std logic; signal READ p: std logic; signal WRITE p: std logic;

signal READ n: std logic; signal READ buf: std logic; signal WRITE buf: std logic; signal READ d: std logic; signal WRITE d: std logic; signal READ d n: std logic; signal READ d n buf: std logic; signal pcore addr raw: std logic vector(13 downto 0); signal pcore addr: std logic vector(13 downto 0); signal pcore din: std logic vector(63 downto 0); signal pcore dout: std logic vector(63 downto 0); signal pcore dmask: std logic vector(63 downto 0); signal pcore extin: std logic vector(25 downto 0); signal pcore extout: std logic vector(25 downto 0); signal pcore extctrl: std logic vector(25 downto 0); signal pcore dqmb: std logic vector(7 downto 0);

-- CLKDIV frequency control, default is 2

-- uncomment the following lines so as to redefined the clock rate

-- given by clkdiv

--attribute CLKDV_DIVIDE: string;

```
--attribute CLKDV_DIVIDE of U_clkdllhf: label is "3"; -- 1.5, 2, 2.5, 3, 4, 5, 8, or 16 ----
--(default value is 2)
```

begin

VDD <= '1'; GND <= '0';

U_ck_bufg: IBUFG port map

(I => PADS_dimm_ck, O => dimm_ck_bufg);

U_reset_ibuf: IBUF port map

I => PADS_exchecker_reset, O => RESET);

U_clkdllhf: CLKDLLHF port map

CLKIN => dimm_ck_bufg, CLKFB => CLK,

RST => RESET, $CLK0 \Rightarrow clkdllhf clk0,$ $CLK180 \Rightarrow open,$ CLKDV => clkdllhf clkdiv, LOCKED => open); U clkdllhf clk0 bufg: BUFG port map (I => clkdllhf clk0,O => CLK); U clkdllhf clkdiv bufg: BUFG port map I => clkdllhf clkdiv,O => CLKDIV); U startup: STARTUP VIRTEX port map (GSR => RESET, $GTS \Rightarrow GND$, CLK => CLK); U_dimm_s_ibuf: IBUF port map (I => PADS dimm s(0),O => dimm s ibuf); U dimm ras ibuf: IBUF port map (I => PADS dimm ras, O => dimm ras ibuf); U_dimm_cas_ibuf: IBUF port map I => PADS dimm cas, O => dimm cas ibuf

U dimm we ibuf: IBUF port map

);

(I => PADS_dimm_we, O => dimm_we_ibuf);

G_dimm_d: for i in integer range 0 to 63 generate

U dimm d iobuf: IOBUF port map (I => dimm d iobuf i(i), $O \Rightarrow \dim \overline{d} \text{ iobuf } o(i),$ $T \Rightarrow dimm d iobuf t(i),$ $IO \Rightarrow PADS dimm d(i)$); U dimm d iobuf o: IOB FDC port map (C => CLK, $CLR \Rightarrow RESET,$ $D \Rightarrow dimm d iobuf o(i),$ $Q \Rightarrow pcore din(i)$); U dimm d iobuf i: IOB FDC port map C => CLK, CLR => RESET, $D \Rightarrow pcore dout(i)$, $Q \Rightarrow dimm d iobuf i(i)$); U dimm d iobuf t: IOB FDC port map (C => CLK, CLR => RESET, $D \Longrightarrow READ d n buf,$ $Q \Rightarrow dimm d iobuf t(i)$); end generate;

G dimm a: for i in integer range 0 to 13 generate

U_dimm_a_ibuf: IBUF port map

(I => PADS_dimm_a(i), O => dimm_a_ibuf(i));

```
U_dimm_a_ibuf_o: IOB_FDC port map
```

(C => CLK, CLR => RESET, D => dimm_a_ibuf(i), Q => pcore_addr_raw(i));

end generate;

pcore_addr(3 downto 0) <= pcore_addr_raw(3 downto 0);</pre>

G_dimm_dqmb: for i in integer range 0 to 7 generate

U_dimm_dqmb_ibuf: IBUF port map (I => PADS_dimm_dqmb(i), O => dimm_dqmb_ibuf(i));

U_dimm_dqmb_ibuf_o: IOB_FDC port map (C => CLK, CLR => RESET, D => dimm_dqmb_ibuf(i), Q => pcore_dqmb(i));

end generate;

```
pcore_dmask(7 downto 0) <= (others => (not pcore_dqmb(0)));
pcore_dmask(15 downto 8) <= (others => (not pcore_dqmb(1)));
pcore_dmask(23 downto 16) <= (others => (not pcore_dqmb(2)));
pcore_dmask(31 downto 24) <= (others => (not pcore_dqmb(3)));
pcore_dmask(39 downto 32) <= (others => (not pcore_dqmb(4)));
pcore_dmask(47 downto 40) <= (others => (not pcore_dqmb(5)));
pcore_dmask(55 downto 48) <= (others => (not pcore_dqmb(5)));
pcore_dmask(63 downto 56) <= (others => (not pcore_dqmb(7)));
```

G io conn: for i in integer range 2 to 27 generate

U_io_conn_iobuf: IOBUF port map (I => io_conn_iobuf_i(i), O => io_conn_iobuf_o(i), T => io_conn_iobuf_t(i), IO => PADS_io_conn(i));

U_io_conn_iobuf_o: IOB_FDC port map (C => CLK, CLR => RESET, D => io_conn_iobuf_o(i), Q => pcore extin(i - 2));

U_io_conn_iobuf_i: IOB_FDC port map (C => CLK, CLR => RESET, D => pcore_extout(i - 2), Q => io_conn_iobuf_i(i));

U_io_conn_iobuf_t: IOB_FDC port map (C => CLK, CLR => RESET, D => pcore_extctrl(i - 2), Q => io_conn_iobuf_t(i));

end generate;

U_io_conn_0_iobuf: IOBUF port map (I => dimm_ck_bufg, O => open, T => GND, IO => PADS_io_conn(0));

U_io_conn_1_iobuf: IOBUF port map (I => GND, O => open, T => VDD, IO => PADS io conn(1));

READ_p <= (not dimm_s_ibuf) and (dimm_ras_ibuf) and (not dimm_cas_ibuf) and (dimm_we_ibuf);

U_read: FDC port map (C => CLK, CLR => RESET, D => READ_p, Q => READ);

U_buf_read: BUF port map (I => READ, O => READ buf);

U_read_d: FDC port map (C => CLK, CLR => RESET, D => READ, Q => READ d);

WRITE_p <= (not dimm_s_ibuf) and (dimm_ras_ibuf) and (not dimm_cas_ibuf) and (not dimm_we_ibuf);

U_write: FDC port map (C => CLK, CLR => RESET, D => WRITE_p, Q => WRITE);

U_buf_write: BUF port map (I => WRITE, O => WRITE buf);

U_write_d: FDC port map (C => CLK, CLR => RESET, D => WRITE, Q => WRITE d);

READ_n <= not READ;

U_read_d_n: FDC port map (C => CLK, CLR => RESET, D => READ_n, Q => READ_d_n);

U_buf_read_d_n: BUF port map (I => READ_d_n, O => READ_d_n buf);

-- User logic should be placed inside pcore U_pcore: pcore port map (clk => CLK, clkdiv => CLKDIV, rst => RESET, read => READ, write => WRITE, addr => pcore_addr, din => pcore_din, dout => pcore_dout, dmask => pcore_dmask, extin => pcore_extin, extout => pcore_extout, extout => pcore_extout,

end syn;

PCORE.VHD

-- pcore interface -- author: Mahesh Dorai

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all;

entity pcore is

port

(

```
clk: in std_logic;
clkdiv: in std_logic;
rst: in std_logic;
read: in std_logic;
addr: in std_logic_vector(13 downto 0);
din: in std_logic_vector(63 downto 0);
dout: out std_logic_vector(63 downto 0);
dmask: in std_logic_vector(63 downto 0);
extin: in std_logic_vector(25 downto 0);
extout: out std_logic_vector(25 downto 0);
extert1: out std_logic_vector(25 downto 0);
extert1: out std_logic_vector(25 downto 0);
```

end pcore;

architecture syn of pcore is

```
COMPONENT dpram2100_32 port
```

```
(
addra: IN std_logic_VECTOR(11 downto 0);
addrb: IN std_logic_VECTOR(11 downto 0);
clka: IN std_logic;
clkb: IN std_logic;
dina: IN std_logic_VECTOR(31 downto 0);
dinb: IN std_logic_VECTOR(31 downto 0);
douta: OUT std_logic_VECTOR(31 downto 0);
doutb: OUT std_logic_VECTOR(31 downto 0);
```

```
wea: IN std logic;
      web: IN std logic
      );
end COMPONENT;
COMPONENT dpram512 256
port
      (
      addra: IN std logic VECTOR(8 downto 0);
      addrb: IN std logic VECTOR(8 downto 0);
      clka: IN std logic;
      clkb: IN std logic;
      dina: IN std logic VECTOR(255 downto 0);
      dinb: IN std logic VECTOR(255 downto 0);
      douta: OUT std logic VECTOR(255 downto 0);
      doutb: OUT std logic VECTOR(255 downto 0);
      wea: IN std logic;
      web: IN std logic
       );
end COMPONENT;
component dpram16 64
port
       (
      addra: IN std logic VECTOR(4 downto 0);
      addrb: IN std logic VECTOR(4 downto 0);
      clka: IN std logic;
      clkb: IN std logic;
      dina: IN std logic VECTOR(63 downto 0);
      dinb: IN std logic VECTOR(63 downto 0);
      douta: OUT std logic VECTOR(63 downto 0);
      doutb: OUT std logic VECTOR(63 downto 0);
      wea: IN std logic;
      web: IN std logic
       );
END component;
component ram load
port
       (
      clk : in std logic;
      rst : in std logic;
      row cont: in std logic vector(31 downto 0);
      start ini : in std logic;
```

```
addr a : out std logic vector(11 downto 0);
      addr b : out std logic vector(8 downto 0);
      concat out: out std logic vector(255 downto 0);
       finish load : out std logic;
       we 2 : out std logic
      );
end component;
component ram cntl
port
       (
      clk : in std logic;
      rst : in std logic;
      adj list: in std logic vector(255 downto 0);
      start gen : in std logic;
      addr : out std logic vector(8 downto 0);
      mask : out std logic vector(255 downto 0);
      finish : out std logic
      );
end component;
signal clkb : std logic;
signal doutb 1 : std logic vector(31 downto 0);
signal start debug: std logic;
signal addr 1 : std logic vector(11 downto 0);
signal addr 2 : std logic vector(8 downto 0);
signal fin out : std logic vector(255 downto 0);
signal finish : std logic;
signal finish load : std logic;
signal tmp_finish load : std logic;
signal web 2 : std logic;
signal bram dout: std logic vector(31 downto 0);
signal dinb 2 : std logic vector(31 downto 0);
```

signal web_1 : std_logic;

signal douta_2 : std_logic_vector(255 downto 0);

signal addrb : std_logic_vector(8 downto 0);

signal dinb : std_logic_vector(255 downto 0);

signal tmp_doutb: std_logic_vector(255 downto 0);

signal web : std_logic;

signal start : std_logic; -- From pcore to the Processing Core

signal out_dina : std_logic_vector(63 downto 0);

```
signal out_douta: std_logic_vector(63 downto 0);
```

```
signal out_wea : std_logic;
```

```
signal out addrb: std logic vector(4 downto 0);
signal out dinb : std logic vector(63 downto 0);
signal out doutb: std logic vector(63 downto 0);
signal out web : std logic;
signal state write : std logic vector(2 downto 0);
signal mask : std logic vector(255 downto 0);
signal tmp start debug: std logic;
--******* PORT MAPPING OF ALL COMPONENTS START HERE ********
begin
dpram2100 32 1 : dpram2100 32
port map
      (
addra => din(11 downto 0),
clka => clk,
dina \Rightarrow din(63 downto 32),
douta = bram dout,
wea => write,
addrb => addr 1,
clkb => clkb,
dinb \Rightarrow dinb 2,
doutb = doutb 1,
web = web 1
);
dpram512 256 1 : dpram512 256
port map
      (
addra \Rightarrow addr 2,
clka => clkb,
dina \Rightarrow fin out,
douta \Rightarrow douta 2,
wea => web 2,
addrb => addrb.
clkb => clkb,
dinb \Rightarrow dinb.
doutb = tmp doutb,
web = web
```

```
);
```

```
dpram16_64_1 : dpram16_64
port map
addra => addr(4 \text{ downto } 0),
clka => clk,
dina = out dina,
douta => out douta,
wea => out_wea,
addrb => out addrb,
clkb => clkb,
dinb \Rightarrow out dinb,
doutb => out doutb,
web => out_web
);
ram load1 : ram load
port map
       (
clk => clkb,
rst => rst,
row cont => doubb 1,
start ini => start,
addr a \Rightarrow addr 1,
addr b \Rightarrow addr 2,
concat out => fin out,
finish load => finish load,
we 2 \Rightarrow web 2
);
ram_cntl1 : ram_cntl
port map
       (
       clk => clkb,
       rst => rst,
       adj list \Rightarrow tmp doutb,
       start_gen => tmp_finish_load,
       addr => addrb,
       mask => mask,
       finish => finish
       );
```

```
variable ini counter : integer range 0 to 7;
begin
if (rst = '1') then
       start <= '0';
       web <= '0';
       out wea \leq 0';
       ini counter := 0;
elsif (clk'event and clk ='1') then
       if write ='1' and addr(7 downto 0)="11111111" and start='0' then
               start <='1';
               ini counter :=0;
       elsif start='1' and ini counter/=7 then
               ini_counter:= ini_counter+1;
       else
               start <='0';
               ini counter :=0;
       end if;
end if;
end process;
process(clkb,rst)
begin
if (rst = '1') then
       state write \leq  (others \geq '0');
       out dinb \leq (others \geq '0');
       out_web <= '0';
       out addrb <= "00001";
elsif (clkb'event and clkb ='1') then
       if (finish = '1' and state write = "000") then
               out addrb <= "00001";
               out web \leq 1';
               out dinb <= mask(63 downto 0);
               state write \leq "001";
       elsif (state write = "001") then
```

```
out addrb <= "00010";
        out web \leq 1';
        out dinb \leq mask(127 \text{ downto } 64);
        state write \leq "010";
elsif (state write = "010") then
        out addrb <= "00011";
        out web \leq 1';
        out dinb \leq \max(191 \text{ downto } 128);
        state write \leq "011";
elsif (state write = "011") then
        out addrb <= "00100";
        out web \leq 1';
        out dinb <= mask(255 downto 192);
        state write \leq 100";
elsif (state write = "100") then
        out addrb <= "00101";
        out web \leq 1';
        out dinb \leq mask(63 downto 0);
        state write \leq "101";
elsif (state write = "101") then
        out web \leq 0';
        if addr(7 \text{ downto } 0) = "11111110" then
               state write \leq "110";
        else
               state write <= state write;
        end if;
elsif (state write = "110") then
        out addrb <= "00001";
        out web \leq 1';
        out dinb \leq (others \geq '0');
        state write <= "111";
elsif (state write = "111") then
        out addrb \leq (others = '1');
        out web \leq 0';
        state write \leq "000";
```

```
else
out_web <= '0';
end if;
end process;
```

```
dout <= out_douta ;
tmp_finish_load <= '1' when (finish_load = '1') else '0';
--define the core clock
clkb <= clkdiv;
dinb_2 <= (others => '0');
dinb <= (others => '0');
out_dina <= (others => '0');
web_1 <= '0';</pre>
```

end syn;

RAM_CNTL.VHD

library ieee; use ieee.std logic 1164.all; use ieee.std logic arith.all; use ieee.std logic unsigned.all; entity ram load is port (clk : in std logic; rst : in std logic; row cont: in std_logic_vector(31 downto 0); start ini : in std logic; addr a : out std logic vector(11 downto 0); addr b : out std logic vector(8 downto 0); concat out: out std logic vector(255 downto 0); finish load : out std logic; we 2 : out std logic); end ram load; architecture rtl a of ram load is signal state : std logic vector(4 downto 0); signal tmp dina : std logic vector(255 downto 0); signal tmp_finish: std_logic; signal tmp we 2: std logic; signal addr count: integer range 0 to 258; signal idx a : std logic vector(11 downto 0); signal idx b : std logic vector(8 downto 0); begin process(clk,rst) variable load counter : integer range 0 to 7; for several clock cycles begin

```
if (rst = '1') then
```

```
state <= (others => '0');
idx_a <= (others => '0');
idx_b <= (others => '0');
tmp_dina <= (others => '0');
```

addr count ≤ 0 ; tmp finish $\leq 0'$; tmp we $2 \le 0';$ load counter := 0;elsif (clk = '1' and clk' event) then if (start ini = '1' and state = "00000") then idx $a \leq (others => '0');$ idx $b \le (others \implies '0');$ tmp we $2 \le 1'$; tmp finish $\leq 0'$; state <= "00001"; load counter := 0;elsif(state = "00001") then tmp we $2 \le 1';$ state <= "00010"; elsif(state = "00010") then tmp dina(31 downto 0) \leq row cont; idx a <= idx a + "00000000001"; state <= "00011"; elsif(state = "00011") then tmp we $2 \le 1'$: state <= "00100"; elsif(state = "00100") then tmp dina(63 downto 32) <= row cont; idx a <= idx a + "00000000001"; state <= "00101"; elsif(state = "00101") then tmp_we_2 <= '1'; state <= "00110"; elsif(state = "00110") then tmp dina(95 downto 64) <= row cont; idx a <= idx a + "00000000001"; state <= "00111";

elsif (state = "00111") then

tmp we $2 \le 1';$ state <= "01000"; elsif(state = "01000") then tmp dina(127 downto 96) <= row cont; idx a <= idx a + "00000000001"; state <= "01001"; elsif (state = "01001") then tmp we $2 \le 1'$; state <= "01010"; elsif (state = "01010") then tmp dina(159 downto 128) <= row cont; idx a <= idx a + "00000000001"; state <= "01011"; elsif(state = "01011") then tmp we $2 \le 1';$ state <= "01100"; elsif (state = "01100") then tmp dina(191 downto 160) <= row cont; idx a <= idx a + "00000000001"; state <= "01101"; elsif (state = "01101") then tmp we $2 \le 1'$; state <= "01110"; elsif (state = "01110") then tmp_dina(223 downto 192) <= row cont; idx a <= idx a + "00000000001"; state <= "01111"; elsif(state = "01111") then tmp we $2 \le 1';$ state <= "10000"; elsif(state = "10000") then tmp dina(255 downto 224) <= row cont; addr count \leq addr count + 1; state <= "10001";

elsif(state = "10001") then
```
if (addr count = 257) then
               state <= "10010";
               idx a <= "000000000010";
               tmp finish <= '1';
               tmp we 2 \le 0';
       else
               state <= "00001";
               idx a <= idx a + "00000000001";
               idx_b <= idx_b + "00000001";
       end if;
elsif (state = "10010") then
       if tmp finish = '1' and load counter/=7 then
               load counter:= load counter+1;
               state <= state;</pre>
       else
               tmp_finish <='0';</pre>
               load counter :=0;
               state \leq = (others = > '0');
       end if;
else
       tmp finish \leq 0';
end if;
end if;
end process;
addr a \le idx a;
addr b \le idx b;
concat out <= tmp dina;
finish load <= tmp finish;
we 2 \leq tmp we 2;
end rtl a;
```

library ieee; use ieee.std_logic_1164.all; package memory is type INT_ARR is array(0 to 255) of integer range 0 to 255; end memory;

library ieee; use ieee.std_logic_1164.all; use work.memory.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all;

```
entity ram_cntl is
port (
  clk : in std_logic;
rst : in std_logic;
adj_list: in std_logic_vector(255 downto 0);
start_gen : in std_logic;
addr : out std_logic_vector(8 downto 0);
mask : out std_logic_vector(255 downto 0);
finish : out std_logic
--we : out std_logic
);
end ram_cntl;
```

```
architecture rtl of ram_cntl is
```

signal k : std logic vector(255 downto 0); signal k int : integer range 0 to 255; signal graph size : integer range 1 to 255; signal idx : std logic vector(8 downto 0); signal state : std logic vector(4 downto 0); signal state edge : std logic vector(2 downto 0); signal state select : std logic vector(3 downto 0); signal cover : std logic vector(255 downto 0); signal new vect : std logic vector(255 downto 0); signal i,j,l,m : integer range 0 to 255; signal stack addra : std logic VECTOR(7 downto 0); signal stack addrb : std logic VECTOR(7 downto 0); signal tmp_dinb : std_logic_VECTOR(255 downto 0); signal stack douta : std logic VECTOR(255 downto 0); signal tmp_doutb : std_logic_VECTOR(255 downto 0); signal stack wea : std logic; signal tmp web : std logic;

```
signal k new : integer range 0 to 255;
signal k edit : integer range 0 to 255;
signal status : integer range 0 to 255;
signal tmp status : integer range 0 to 255;
signal edge addr count : integer range 0 to 255;
signal select addr count: integer range 0 to 255;
signal base : std logic vector(8 downto 0);
signal tmp selected : integer range 0 to 255;
signal order vec : INT ARR;
signal tmp finish : std logic;
signal ones ct 1 : std logic vector(4 downto 0);
signal ones ct 2 : std logic vector(4 downto 0);
signal ones ct 3 : std logic vector(4 downto 0);
signal ones ct 4 : std logic vector(4 downto 0);
signal ones ct 5 : std logic vector(4 downto 0);
signal ones ct 6 : std logic vector(4 downto 0);
signal ones ct 7 : std logic vector(4 downto 0);
signal ones ct 8 : std logic vector(4 downto 0);
signal ones ct 9 : std logic vector(4 downto 0);
signal ones ct 10 : std logic vector(4 downto 0);
signal ones ct 11 : std logic vector(4 downto 0);
signal ones_ct_12 : std_logic_vector(4 downto 0);
signal ones ct 13 : std logic vector(4 downto 0);
signal ones ct 14 : std logic vector(4 downto 0);
signal ones ct 15 : std logic vector(4 downto 0);
signal ones ct 16 : std logic vector(4 downto 0);
signal tmp ones ct 1 : std logic vector(5 downto 0);
signal tmp ones ct 2 : std logic vector(5 downto 0);
signal tmp ones ct 3 : std logic vector(5 downto 0);
signal tmp ones ct 4 : std logic vector(5 downto 0);
signal tmp ones ct 5 : std logic vector(5 downto 0);
signal tmp ones ct 6 : std logic vector(5 downto 0);
signal tmp ones ct 7 : std logic vector(5 downto 0);
signal tmp ones ct 8 : std logic vector(5 downto 0);
signal tmp_ones_ct_9 : std logic vector(6 downto 0);
signal tmp ones ct 10 : std logic vector(6 downto 0);
signal tmp ones ct 11 : std logic vector(6 downto 0);
signal tmp ones ct 12 : std logic vector(6 downto 0);
signal tmp ones ct 13 : std logic vector(7 downto 0);
signal tmp ones ct 14 : std logic vector(7 downto 0);
signal tmp ones ct 15 : std logic vector(8 downto 0);
signal cover status : std logic;
signal mulx cover : std logic vector(255 downto 0);
signal mix : std logic vector(1 downto 0);
signal mix vector : std logic vector(255 downto 0);
```

```
signal tmp_cover : std_logic_vector(255 downto 0);
signal stack ind : std logic vector(255 downto 0);
signal scan left : std logic vector(255 downto 0);
signal pre tmp status : integer range 0 to 255;
signal tmp stack addra : std logic vector(7 downto 0);
component adder sum1
port (
bit vector 1 : in std logic vector(15 downto 0);
god sum : out std logic vector(4 downto 0)
);
end component;
component stage mix
port (
mix st : in std logic vector(1 downto 0);
mix status : in std logic;
mix adj list : in std logic vector(255 downto 0);
mix cover : in std logic vector(255 downto 0);
mix vector : out std logic vector(255 downto 0)
);
end component;
component stack
port (
addra: IN std logic VECTOR(7 downto 0);
addrb: IN std_logic_VECTOR(7 downto 0);
clka: IN std logic;
clkb: IN std logic;
dina: IN std logic VECTOR(255 downto 0);
dinb: IN std logic VECTOR(255 downto 0);
douta: OUT std logic VECTOR(255 downto 0);
doutb: OUT std logic VECTOR(255 downto 0);
wea: IN std logic;
web: IN std logic);
end component;
begin
process(clk,rst)
variable curr state : std logic vector(4 downto 0);
```

variable ram_counter : integer range 0 to 31; --counter to key start high for several clock --cycles

begin

if (rst = '1') then

```
state <= "11010";
curr state := (others => '0');
state edge \leq  (others \geq '0');
state select \leq (others \geq '0');
idx \leq (others => '1');
        cover \le (others \implies '0');
new vect \leq  (others \geq 0');
order_vec <= (others => 0);
k new \leq 0;
k edit \leq 0;
graph size \leq 0;
status \leq 0;
tmp status \leq 0;
edge addr count \leq 0;
tmp finish \leq 0';
select addr count \leq 0;
edge addr count \leq 0;
base \leq (others \geq '0');
tmp selected \leq 0;
i \le 0;
j \le 0;
k \le (others => '0');
cover status \leq 0';
mulx cover \leq  (others \geq 0');
mix \leq (others \Rightarrow '0');
tmp cover \leq (others \geq '0');
stack ind \leq  (others \geq 1);
scan left \leq  (others \geq 1);
k int \leq 0;
1 \le 0;
pre tmp status \leq 0;
stack addra \leq (others \geq '0');
stack addrb \leq (others \geq '1');
tmp dinb \leq (others \geq '0');
stack_wea <= '0';</pre>
tmp web \leq 0';
tmp stack addra \leq (others \geq '0');
tmp ones ct 1 \le (\text{others} \implies '0');
tmp ones ct 2 \le (others \implies '0');
tmp ones ct 3 \le (\text{others} => '0');
tmp ones ct 4 \le (others \implies '0');
tmp ones ct 5 \le (\text{others} => '0');
tmp ones ct 6 \le (others \implies '0');
tmp ones ct 7 \le (\text{others} \implies '0');
```

```
\begin{array}{l} tmp_ones\_ct\_8 <= (others => '0'); \\ tmp_ones\_ct\_9 <= (others => '0'); \\ tmp_ones\_ct\_10 <= (others => '0'); \\ tmp_ones\_ct\_11 <= (others => '0'); \\ tmp_ones\_ct\_12 <= (others => '0'); \\ tmp_ones\_ct\_13 <= (others => '0'); \\ tmp_ones\_ct\_14 <= (others => '0'); \\ tmp_ones\_ct\_15 <= (others => '0'); \\ m <= 1; \\ ram\_counter := 0; \end{array}
```

elsif (clk = '1' and clk' event) then

if (state = "11010") then

```
state \leq  (others \geq 0');
curr state := (others => '0');
state edge \leq  (others \geq '0');
state select \leq (others \geq '0');
idx \leq (others => '1');
cover \le (others \implies '0');
new vect \leq  (others \geq 0');
order_vec \leq (others \geq 0);
k new \leq 0;
k edit \leq 0;
graph size \leq 0;
status \leq 0;
tmp status \leq 0;
edge addr count \leq 0;
tmp finish \leq 0';
select addr count \leq 0;
edge_addr count <= 0;
base \leq (others \geq '0');
tmp selected \leq 0;
--hit <= '0';
i \le 0;
j \le 0;
k \leq (others => '0');
cover status \leq 0';
mulx cover \leq  (others \geq 0');
mix \leq (others \Rightarrow '0');
tmp cover \leq  (others \geq '0');
stack ind \leq  (others \geq 1);
scan left \leq  (others \geq 1);
k int \leq 0;
```

```
1 \le 0:
pre tmp status \leq 0;
stack addra \leq (others = '0');
stack addrb \leq (others = '1');
tmp dinb \leq (others \geq '0');
stack wea \leq 0';
tmp web \leq 0';
tmp stack addra \leq (others = '0');
tmp_ones_ct_1 <= (others => '0');
tmp ones ct 2 \le (others => '0');
tmp ones ct 3 \le (others => '0');
tmp ones ct 4 \le (others \implies '0');
tmp ones ct 5 \le (others => '0');
tmp ones ct 6 \le (others => '0');
tmp ones ct 7 \le (\text{others} \implies '0');
tmp ones ct 8 \le (others => '0');
tmp ones ct 9 \le (others \implies '0');
tmp ones ct 10 \le (others => '0');
tmp ones ct 11 \le (others \implies '0');
tmp ones ct 12 \le (others \implies '0');
tmp ones ct 13 \le (others \implies '0');
tmp ones ct 14 \le (others \implies '0');
tmp ones ct 15 \le (others \implies '0');
m <= 1;
ram counter := 0;
        elsif (start gen = '1' and state = "00000") then
        idx \le (others \implies '0');
        state <= "00001";
elsif(state = "00001") then
        k \leq adj list;
        state <= "00010";
elsif (state = "00010") then
        k \leq adj list;
        k int \leq conv integer(adj list(7 downto 0)); --This almost gave me a scare
        k edit <= conv integer(adj list(7 downto 0));
        graph size <= conv integer(adj list(15 downto 8));
        state <= "00011";
elsif(state = "00011") then
        if(i = k edit) then
                state <= "00111":
                select addr count \leq 0;
```

```
mix <= "00";
               i <= 1;
               pre tmp status <= tmp status;
               stack wea \leq 0';
       else
               i \le i + 1;
               mix <= "01";
               state <= "11011";
               state select <= "0001";
               curr state := state;
               --state <= "11000";
               mulx cover <= cover;
               idx <= "000000001";
               base \leq (others \geq '0');
               select addr count \leq 0;
               tmp selected \leq 0;
               cover status <= cover(select addr count);
               stack addra <=
               conv_std_logic_vector(status,8);
               stack wea \leq 1';
       end if;
elsif (state = "00100") then
       cover(tmp selected) \le '1';
select addr count \leq 0;
       order vec(status) <= tmp selected;
       stack_ind(status) <= '0';</pre>
       status \leq status + 1;
       tmp status <= status;
       pre tmp status <= status;
       state <= "00101";
elsif (state = "00101") then
       mix <= "10";
       state edge \leq "001";
       curr state := state;
       state <= "11011";
       mulx cover <= cover;
       idx <= "000000001";
       edge addr count \leq 0;
       cover status <= cover(edge addr count);
elsif(state = "00110") then
       state <= "00011";
```

```
elsif (state = "00111") then
       if (stack ind(k int-i) = '0') then
               tmp status \leq k int-i;
               stack addra <=
               conv std logic vector((k int-i),8);
               pre tmp status <= k int-i;
               state <= "01000";
               i <= 1;
       else
               i \le i + 1;
               state <= "00111";
       end if;
elsif(state = "01000") then
       tmp stack addra <= stack addra;
       l \le k int - tmp status;
       if (tmp status < pre tmp status) then
               pre tmp status <= tmp status;
               stack ind \leq (others => '0');
       else
               pre tmp status <= pre tmp status;
       end if;
       k_new <= k_int - tmp_status;
       k edit \leq k int - tmp status;
       state <= "01001";
       idx \leq conv std logic vector(order vec(tmp status),9) + 1;
elsif (state = "01001") then
       tmp cover <= stack douta;
       state <= "01010";
elsif(state = "01010") then
       if (m = 1) then
               state <= "01011";
               stack ind(tmp status+m) \leq 0';
               m \le 1;
               1 \le 0:
               tmp cover(order vec(tmp status)) <='0';
               order vec(tmp status) \leq 0;
       else
```

stack ind(tmp status+m) $\leq 0'$; $m \le m + 1;$ end if: elsif(state = "01011") then stack ind(k int) $\leq 1'$: mulx cover <= tmp cover; mix <= "11"; state <= "01100"; elsif(state = "01100") then cover <= tmp cover or mix vector; tmp ones ct $1 \le ('0' \& \text{ ones ct } 1) + ('0' \& \text{ ones ct } 2);$ tmp ones ct $2 \le ('0' \& \text{ ones ct } 3) + ('0' \& \text{ ones ct } 4);$ tmp ones ct $3 \le ('0' \& \text{ ones ct } 5) + ('0' \& \text{ ones ct } 6);$ tmp ones ct $4 \le ('0' \& \text{ ones ct } 7) + ('0' \& \text{ ones ct } 8);$ tmp ones ct $5 \le ('0' \& \text{ ones ct } 9) + ('0' \& \text{ ones ct } 10);$ tmp ones ct $6 \le ('0' \& \text{ ones ct } 11) + ('0' \& \text{ ones ct } 12);$ tmp ones ct $7 \le ('0' \& \text{ ones ct } 13) + ('0' \& \text{ ones ct } 14);$ tmp ones ct $8 \le ('0' \& \text{ ones ct } 15) + ('0' \& \text{ ones ct } 16);$ stack wea $\leq 1'$; state <= "01101"; elsif(state = "01101") then tmp ones ct $9 \le (0' \& \text{tmp ones ct } 1) + (0' \& \text{tmp ones ct } 2);$ tmp ones ct 10 <= ('0' & tmp ones ct 3) +('0' &tmp ones ct 4); tmp ones ct 11 ('0' & tmp ones ct 5) ('0' <= +&tmp ones ct 6); <= ('0' & ('0' tmp ones ct 12 tmp ones ct 7) +&tmp ones ct 8); state <= "01110"; elsif(state = "01110") then tmp ones ct $13 \le ('0' \& \text{tmp ones ct } 9) + ('0' \& \text{tmp ones ct } 10);$ tmp ones ct $14 \le ('0' \& \text{tmp ones ct } 11) + ('0' \& \text{tmp ones ct } 12);$ state <= "11000"; elsif(state = "11000") then tmp ones ct 15 \leq ('0' & tmp ones ct 13) + ('0' & tmp ones ct 14); state <= "011111";

```
if ((l = tmp ones ct 15) or (l = k int-tmp status)) then
               state <= "10000":
               stack_wea <= '0';</pre>
               1 \le 0:
       else
               stack ind(tmp status+l) \leq 1';
               stack addra <= tmp stack addra +
               conv std logic_vector(1,7);
               1 \le 1 + 1;
               state <= state;
       end if;
elsif (state = "10000") then
       if (tmp ones ct 15 > k new) then
               state \leq = "10001";
       elsif (tmp ones ct 15 = k new) then
               state <= "11011";
               state edge \leq 001";
               curr state := state;
               mix <= "10";
               mulx cover <= cover;
               idx <= "000000001";
               edge addr count \leq 0;
               cover status <= cover(edge addr count);
       elsif (tmp ones ct 15 < k new) then
               k edit <= k edit -conv integer(tmp_ones_ct_15);
               state <= "10010";
              i \le 0;
               status <= tmp status+conv integer(tmp ones ct 15);
       end if;
```

elsif(state = "10001") then

```
tmp_finish <= '1';</pre>
```

```
state <= "11001";
mulx_cover <= (others => '1');
else
state <= "00111";
end if;
```

```
elsif (state = "10010") then
```

```
"10":
                       mix
                                                       <=
                                                                                     "001":
                       state edge
                                                          <=
                       state
                                                      <=
                                                                                  "11011";
                                                          :=
                       curr state
                                                                                      state;
                       mulx cover
                                                          <=
                                                                                     cover:
                                                                             "00000001";
                       idx
                                                  <=
                       edge addr count
                                                                <=
                                                                                          0;
                      cover status <= cover(edge addr count);
elsif(state = "10011") then
       if(j = k edit) then
               state <= "101111";
               select addr count \leq 0;
               mix <= "00";
               stack wea \leq 0';
       else
               i \le i + 1;
               state select \leq "0001";
               state <= "11011";-- Temporary escape plan
               curr state := state;
               mix <= "01";
               mulx cover <= cover;
               idx <= "000000001";
               base \leq (others \geq '0');
               select addr count \leq 0;
               tmp selected \leq 0;
               cover status <= cover(select addr count);
               stack addra <=conv std logic vector(status,8);</pre>
               stack wea \leq 1';
       end if;
elsif(state = "10100") then
       cover(tmp_selected) <= '1';
base \leq  (others \geq 0');
select addr count \leq 0;
order vec(status) <= tmp selected;
status \leq status + 1;
```

```
tmp status <= status;
state <= "10101";
elsif(state = "10101") then
                                                                                     "10":
                      mix
                                                      \leq =
                                                                                    "001";
                      state edge
                                                         <=
                                                                                 "11011";
                      state
                                                     <=
                      curr state
                                                          :=
                                                                                     state;
                                                          <=
                      mulx_cover
                                                                                    cover;
                                                                            "00000001";
                      idx
                                                 <=
                      edge addr count
                                                               <=
                                                                                        0;
                      cover status <= cover(edge addr count);
elsif(state = "10110") then
       state <= "10011";
elsif(state = "10111") then
       state <= "00111";
elsif (state = "11001") then
       if tmp finish ='1' and ram counter/=31 then
               ram counter:= ram counter + 1;
       else
               tmp finish \leq 0';
               ram counter := 0;
               state <= "11010";
       end if;
--/*/*/*/*/*/*/*/Edgeless function check starts here /*/*/*/*/*/*/*/*/*/*/
elsif (state edge = "001") then
       edge addr count \leq 0;
       state_edge <= "010";
elsif (state edge = "010") then
if (edge_addr_count = graph size) then
state edge \leq = "101";
edge addr count \leq 0;
else
state edge \leq "011";
end if;
```

```
elsif (state edge = "011") then
```

```
if (mix vector /=
state edge \leq "101";
else
   idx \le idx + 1;
   edge addr count \leq edge addr count + 1;
   state edge \leq = "100";
end if:
elsif (state edge = "100") then
   cover status <= mulx cover(edge addr count);
   state edge \leq "010";
elsif (state edge = "101") then
   if (mix vector =
   tmp finish \leq 1';
      state edge \leq  (others \geq '0');
      state <= "11001":-- Temporary escape plan
      mix <= "00";
   else
      state \leq curr state + "00001";
      state edge \leq (others \geq '0');
      mix \le "00";
      edge addr count \leq 0;
   end if:
```

```
elsif (state select = "0001") then
```

base <= (others => '0'); state select <= "0010";

elsif (state_select = "0010") then

 $\begin{array}{l} tmp_ones_ct_1 <= ('0' \& ones_ct_1) + ('0' \& ones_ct_2);\\ tmp_ones_ct_2 <= ('0' \& ones_ct_3) + ('0' \& ones_ct_4);\\ tmp_ones_ct_3 <= ('0' \& ones_ct_5) + ('0' \& ones_ct_6);\\ tmp_ones_ct_4 <= ('0' \& ones_ct_7) + ('0' \& ones_ct_8);\\ tmp_ones_ct_5 <= ('0' \& ones_ct_9) + ('0' \& ones_ct_10);\\ tmp_ones_ct_6 <= ('0' \& ones_ct_11) + ('0' \& ones_ct_12);\\ tmp_ones_ct_7 <= ('0' \& ones_ct_13) + ('0' \& ones_ct_14);\\ tmp_ones_ct_8 <= ('0' \& ones_ct_15) + ('0' \& ones_ct_16);\\ state_select <= "0011";\\ \end{array}$

elsif (state_select = "0011") then

tmp ones ct $9 \le ('0' \& \text{tmp ones ct } 1) + ('0' \& \text{tmp ones ct } 2);$ tmp ones ct 10 ('0' & tmp ones ct 3) <= ('0' +&tmp ones ct 4); ('0' tmp ones ct 11 <= & tmp ones ct 5) ('0' &tmp ones ct 6); ('0' ('0' tmp ones ct 12 & tmp ones ct 7) <= +&tmp ones ct 8); state select $\leq "0100"$;

elsif (state_select = "0100") then

tmp_ones_ct_13 <= ('0' & tmp_ones_ct_9) + ('0' & tmp_ones_ct_10); tmp_ones_ct_14 <= ('0' & tmp_ones_ct_11) + ('0' & tmp_ones_ct_12); state_select <= "0101";

elsif (state_select = "0101") then

tmp_ones_ct_15 <= ('0' & tmp_ones_ct_13) + ('0' &
tmp_ones_ct_14);
state select <= "0110";</pre>

elsif (state_select = "0110") then

```
if (select_addr_count = graph_size) then
```

```
state select <= "1000";
```

else

if $(tmp_ones_ct_15 > base)$ then

```
tmp selected <= select addr count;
                      base \leq tmp ones ct 15;
               else
                      tmp selected <= tmp selected;
               end if;
               state select \leq "0111";
               idx \le idx + 1;
               select addr count \leq select addr count +1;
       end if;
elsif (state select = "0111") then
       cover status <= mulx cover(select addr count);
       state select \leq "0010";
elsif (state select = "1000") then
       if (tmp ones ct 15 > base) then
               tmp selected <= select addr count;
               base <= tmp ones ct 15;
       else
               tmp selected <= tmp selected;
       end if:
       state \leq curr state + "00001";
       state select \leq (others \geq '0');
```

--/*/*/*/*/*/SELECT vertices function ends here/*/*/*/*/*/*/*/*/*/

end if;

end if;

end process;

-- PORT MAPPING FOR THE INDIVIDUAL COMPONENTS STARTS HERE

UUT_MIX : stage_mix port map (mix_st => mix, mix_status =>cover_status, mix_adj_list => adj_list,mix_cover => mulx_cover,mix_vector => mix_vector); UUT_SUM1: adder_sum1 port map (bit_vector_1 => mix_vector(15 downto 0),god_sum => ones_ct_1); UUT_SUM2: adder_sum1 port map (bit_vector_1 => mix_vector(31 downto 16), god_sum => ones_ct_2); UUT_SUM3: adder_sum1 port map (bit_vector_1 => mix_vector(47 downto 32), god_sum => ones_ct_3);

UUT_SUM4: adder_sum1 port map (bit_vector_1 => mix_vector(63 downto 48), god_sum => ones_ct_4);

UUT_SUM5: adder_sum1 port map (bit_vector_1 => mix_vector(79 downto 64), god_sum => ones_ct_5);

UUT_SUM6: adder_sum1 port map (bit_vector_1 => mix_vector(95 downto 80), god_sum => ones_ct_6);

UUT_SUM7: adder_sum1 port map (bit_vector_1 => mix_vector(111 downto 96), god_sum => ones_ct_7);

UUT_SUM8: adder_sum1 port map (bit_vector_1 => mix_vector(127 downto 112), god_sum => ones_ct_8);

UUT_SUM9: adder_sum1 port map (bit_vector_1 => mix_vector(143 downto 128), god_sum => ones_ct_9);

UUT_SUM10: adder_sum1 port map (bit_vector_1 => mix_vector(159 downto 144), god sum => ones ct 10);

UUT_SUM11: adder_sum1 port map (bit_vector_1 => mix_vector(175 downto 160), god_sum => ones_ct_11);

UUT_SUM12: adder_sum1 port map (bit_vector_1 => mix_vector(191 downto 176), god sum => ones ct 12);

UUT_SUM13: adder_sum1 port map (bit_vector_1 => mix_vector(207 downto 192), god_sum => ones_ct_13);

UUT_SUM14: adder_sum1 port map (bit_vector_1 => mix_vector(223 downto 208), god_sum => ones_ct_14);

UUT_SUM15: adder_sum1 port map (bit_vector_1 => mix_vector(239 downto 224), god_sum => ones_ct_15);

UUT_SUM16: adder_sum1 port map (bit_vector_1 => mix_vector(255 downto 240), god_sum => ones_ct_16);

UUT_STACK: stack port map

(addra=>stack_addra,addrb=>stack_addrb,clka=>clk,clkb=>clk,dina=>cover,dinb=>tmp_dinb,douta=>stack_douta,doutb=>tmp_doutb,wea=>stack_wea,web=>tmp_web);

-- PORT MAPPING FOR THE INDIVIDUAL COMPONENTS ENDS HERE

addr <= idx; finish <= tmp_finish; mask <= mulx_cover;

end rtl;

MASK_GEN.VHD

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity stage mix is
port
       (
mix st : in std logic vector(1 downto 0);
mix status : in std logic;
mix adj list : in std logic vector(255 downto 0);
mix cover : in std logic vector(255 downto 0);
mix vector : out std logic vector(255 downto 0)
);
       end stage mix;
architecture stage mix a of stage mix is
begin
process(mix st,mix status,mix adj list,mix cover)
begin
case mix st is
when "01" \Rightarrow -- Select vertex
       for i in 0 to 255 loop
                       if (mix status = '0') then
                               if ((mix adj list(i) = '1') and (mix cover(i) = '0')) then
                                       mix vector(i) \leq 1';
                       else
                                       mix vector(i) \leq 0';
                               end if;
       else
                       mix vector(i) \leq 0';
               end if;
       end loop;
when "10" \Rightarrow -- Edgeless
for i in 0 to 255 loop
       if (mix status = '0') then
                       if((mix adj list(i) = '1') and(mix cover(i) = '0')) then
                               mix vector(i) \leq 0';
       else
```

```
mix_vector(i) <= '1';
end if;</pre>
```

else

```
\label{eq:mix_vector} \begin{split} mix\_vector(i) <= '1'; \\ end \ if; \end{split}
```

end loop;

when others =>

mix_vector <= (others => '0');

end case; end process; end stage_mix_a;

ADDER_TREE.VHD

```
library ieee, synopsys, dware, DW01;
use ieee.std logic 1164.all;
use synopsys.attributes.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
use DWARE.DWpackages.all;
use DW01.DW01 components.all;
entity adder sum1 is
port
      (
      bit vector 1 : in std logic vector(15 downto 0);
      god sum : out std logic vector(4 downto 0)
      );
end adder sum1;
architecture adder sum1 a of adder sum1 is
signal tmp 2,tmp 5,tmp 8,tmp_11,tmp_12,tmp_13,tmp_14,tmp_15: std_logic;
signal tmp 0, tmp 1, tmp 3, tmp 4, tmp 6, tmp 7, tmp 9, tmp 10, sum 1,
sum 2,sum 3,sum 4: std logic vector(1 downto 0);
signal tmp sum 1,tmp sum 2,tmp sum 3,tmp sum 4,sum 5,sum 6
: std logic vector(2 downto 0);
signal tmp sum 5,tmp sum 6,sum 7 : std logic vector(3 downto 0);
signal tmp sum 7,tmp : std logic vector(4 downto 0);
begin
U1: DW01 add
generic map (width => 2)
port map ( A => tmp 0, B => tmp 1, CI => tmp 2, SUM => sum 1);
U2: DW01 add
generic map (width => 2)
port map (A => tmp 3, B => tmp 4, CI => tmp 5, SUM => sum 2);
U3: DW01 add
generic map (width => 2)
port map (A => tmp 6, B => tmp 7, CI => tmp 8, SUM => sum 3);
U4: DW01 add
generic map (width => 2)
port map (A => tmp 9, B => tmp 10, CI => tmp 11, SUM => sum 4);
```

U5: DW01 add generic map (width => 3) port map (A => tmp sum 1, B => tmp sum 2, CI => tmp 12, SUM => sum 5); U6: DW01 add generic map (width => 3) port map (A => tmp sum 3, B => tmp sum 4, CI => tmp 13, SUM => sum 6); U7: DW01 add generic map (width => 4) port map (A => tmp sum 5, B => tmp sum 6, CI => tmp 14, SUM => sum 7); U8: DW01 add generic map (width => 5) port map (A => tmp sum 7, B => tmp, CI => tmp 15, SUM => god sum); process(bit vector 1) begin end process; tmp $0 \le 0'$ & bit vector 1(0); tmp $1 \le 0'$ & bit vector 1(1); tmp $3 \le 0'$ & bit vector 1(3); tmp $4 \le 0'$ & bit vector 1(4); tmp $6 \le 0'$ & bit vector 1(6); tmp $7 \le 0'$ & bit vector 1(7); tmp $9 \le 0'$ & bit vector 1(9); $tmp_{10} \le 0' \& bit_vector_{1(10)};$ tmp $2 \leq bit$ vector 1(2); tmp $5 \leq bit$ vector 1(5); tmp $8 \leq bit$ vector 1(8); tmp $11 \leq bit$ vector 1(11); $tmp_{12} \le bit_vector_{1(12)};$ tmp $13 \leq bit$ vector 1(13); tmp $14 \leq bit$ vector 1(14); tmp $15 \le$ bit vector 1(15); tmp sum $1 \le 0' \& \text{ sum } 1;$ tmp sum $2 \le 0' \& sum 2;$ tmp sum $3 \le 0' \& \text{ sum } 3;$ tmp sum $4 \le 0' \& sum 4;$ tmp sum $5 \le 0' \& \text{ sum } 5;$ tmp sum $6 \le 0' \& \text{ sum } 6;$ tmp sum $7 \le 0' \& \text{ sum } 7;$ $tmp \leq (others => '0');$ end adder sum1_a;

<u>Vita</u>

Mahesh Dorai was born in Madras, India. He received his Bachelor of Engineering in Electrical and Electronics engineering from Anna University, Madras, India. He joined the University of Tennessee, Knoxville as a Graduate student (Masters program) in August 2001. Subsequently he has been doing his research under the guidance of Prof. Gregory D. Peterson. He plans to graduate with a Master's degree in Electrical engineering in May 2004.