

EUROPEAN MICROWAVE WEEK 2019

SIX DAYS · THREE CONFERENCES · ONE EXHIBITION

PORTE DE VERSAILLES PARIS, FRANCE
29TH SEPTEMBER - 4TH OCTOBER 2019

Exhibition Hours:
Tuesday, 1st October 9.30 - 18.00
Wednesday 2nd October 9.30 - 17.30
Thursday 3rd October 9.30 - 16.30
www.eumweek.com

WS-01

Recent advances in SiGe BiCMOS: technologies, modelling & circuits for 5G, radar & imaging



<http://tima.univ-grenoble-alpes.fr/taranto/>

On wafer small signal characterization beyond 100 GHz for compact model assessment

Sebastien Fregonese^{#1}, Marina Deng^{#1}, Marco Cabbia^{#1}, Chandan Yadav^{#1}, Soumya Ranjan Panda^{#1&2}, Thomas Zimmer^{#1}

^{#1}Université Bordeaux / CNRS, laboratoire IMS, FRANCE

^{#2}IIT Madras, India


^{#1} Sebastien.Fregonese@ims-bordeaux.fr




Outline

- Motivation
- EM simulation vs Measurement up to 500 GHz
- HBT measurement up to 500 GHz
- Conclusion and Outlooks


Transistor HF Characterization Challenges



RF circuit/system design



Relies on




Accurate compact models

Extraction of specific parameters

Validation



Accurate S-parameter measurements above 110 GHz = big challenge






Motivation

- Calibration & De-embedding Issues

Standard procedure (2-step calibration)



1

Off-wafer
calibration on ISS

2

On-wafer
de-embedding




Impedance Standard Substrate
From Cascade Microtech



- Calibration & De-embedding Issues

Reference plane
after calibration




1

Off-wafer
calibration on ISS

2

On-wafer
de-embedding

Ref. plane after
de-embedding
(DUT terminals)




Different electrostatic environment
calibration range of validity ?



- Calibration & De-embedding Issues

Reference plane
after calibration




1

On-wafer TRL
calibration

2

On-wafer
de-embedding

Ref. plane after
de-embedding
(DUT terminals)



Same electrostatic environment
calibration range of validity ?



Motivation

- S parameters measurement above 110 GHz requires to answer the following questions:


- Which calibration & de-embedding method should I use ?
- Do I really measure my DUT ?
 - ⇒ Impact of adjacent structures
 - ⇒ Impact of probes

=> Need for reproducing measurement results with EM simulation tools



EM simulation vs Measurement up to 500 GHz


ISS SOLT



Simulation of :
Thru
Reflect (open, Short)
Lines
Load

Simulation of :
DUT
Pad open
Pad short


Extraction of
SOLT
parameters
using ISS TRL





SOLT on ISS

De-embedding


Intrinsic DUT



- Characterisation of the ISS calibration kit for SOLT




Interferometry image of the through from the ISS (GGB-CS15)



	Data sheet of CS15 delivered by Pico-probe GGB industries used for 50-125 μm probe pitch	EM simulation for 50 μm probe pitch (extracted from TRL at 60 GHz and 250 GHz)
Open	3.25fF	3.2-3.4fF
Short	2pH	1.5 pH-2.5pH
Load	1.5fF	1.4-2.2fF
Through	1.13ps	1.10ps


- Silicon test structures:




Infineon's B11HFC BEOL

The probe pitch is 50 μm


Thru of 50 μm



Reflect pad open




Line of 160 μm



Pad short

Transistor open




Meander line.



EM simulation vs Measurement up to 500 GHz


ISS SOLT



Simulation of :
Thru
Reflect (open, Short)
Lines
Load

Simulation of :
DUT
Pad open
Pad short


Extraction of
SOLT
parameters
using ISS TRL



SOLT on ISS

De-embedding


Intrinsic DUT







EM simulation vs Measurement up to 500 GHz



- Pad short & Pad open




Ref.
plane



PAD SHORT
after SOLT calibration
Measurement vs Simulation




PAD OPEN
after SOLT calibration
Measurement vs Simulation



Ref.
plane

EM simulation vs Measurement up to 500 GHz


ISS SOLT



Simulation of :
Thru
Reflect (open, Short)
Lines
Load

Simulation of :
DUT
Pad open
Pad short


Extraction of
SOLT
parameters
using ISS TRL



SOLT on ISS

De-embedding



Intrinsic DUT







EM simulation vs Measurement up to 500 GHz

- Calibration and de-embedding : transistor open



Ref.
plane







EM simulation vs Measurement up to 500 GHz

On wafer
TRL
simulation


Simulation of :
DUT
Pad open
Pad short









Simulation of :
Thru
Reflect
Lines
Load

TRL on wafer with
Zc correction

Intrinsic DUT









- Calibration and de-embedding : transistor open





EM simulation vs Measurement up to 500 GHz

- Calibration and de-embedding : meander line





EM simulation vs Measurement up to 500 GHz



- Limitation of the SOLT ISS parameters:
 - Frequency dependence
 - Probe dependence
- Substrate to probe coupling
 - Probe dependence
 - Cal-kit material and wafer material
- Limitation of the de-embedding

=> TRL on ISS is used to identify these 3 limitations



EM simulation vs Measurement up to 500 GHz

- SOLT on ISS and TRL ISS with pad-open pad-short de-embedding and on wafer TRL versus intrinsic simulation




- ISS SOLT and TRL give similar results on the phase but deviate slightly from the intrinsic result from 50 GHz
 - ⇒ Deviation is due to electrostatic environment and/or de-embedding procedure
 - ⇒ SOLT calibration itself and parameters cannot explain the deviation of the phase



EM simulation vs Measurement up to 500 GHz

- Impact of adjacent structures: EM simulation @ 500 GHz





Too dense layout !



EM simulation vs Measurement up to 500 GHz

- Impact of adjacent structures:





Ref.
plane

With adjacent
devices in Thru,
Refl., Line and DUT




Adjacent structures modifies the result






- Impact of probe topology
 - On wafer calibration (STMicroelectronics B55 technology)

IEEE ICMTS 2018



EM sim. setup



220 GHz Picoprobe model







Application to the HBT

- STMicronics B55 technology
 - On wafer TRL + short-open de-embedding
 - Improved test structures (Pads layout, more space between structures, ...)
 - Measurement vs HICUM compact model with substrate extension



Characterisation & modelling is uncertain above 350 GHz

- STMicroelectronics B55 technology






Conclusion

- The simulation methodology has been proven to be able to accurately reproduce the impact of the measurement methodology and set-up
- ISS calibration (SOLT or TRL) with OS de-embedding is not accurate above 200 GHz
- Adjacent structure have an impact on measurement results => requires optimized layout
- HBT: On wafer TRL and especially SO de-embedding => to be verified above 350 GHz

Thank you




EUROPEAN MICROWAVE WEEK 2019

SIX DAYS · THREE CONFERENCES · ONE EXHIBITION

PORTE DE VERSAILLES PARIS, FRANCE
29TH SEPTEMBER - 4TH OCTOBER 2019

Exhibition Hours:
Tuesday, 1st October 9.30 - 18.00
Wednesday 2nd October 9.30 - 17.30
Thursday 3rd October 9.30 - 16.30
www.eumweek.com



The research leading to these results has received funding from the European Commission's ECSEL Joint Undertaking under grant agreement n° 737454 - project TARANTO - and the respective Public Authorities of France, Austria, Germany, Greece, Italy and Belgium.



References

- Our recent references:

- **S. Fregonese et al., Comparison of on-wafer TRL calibration to ISS SOLT calibration with open-short de-embedding up to 500 GHz, IEEE Trans. Thz Sci., 2019**
- S. Fregonese et al., On-wafer characterization of silicon transistors up to 500 GHz and analysis of measurement discontinuities between the frequency bands, , IEEE Trans. on MTT 2018
- M. Deng, “RF Characterization of 28 nm FD-SOI Transistors Up To 220 GHz”, EUROSOI ULIS, 2019
- C. Yadav et al., On the Variation in Short-Open De-embedded S-parameter Measurement of SiGe HBT upto 500 GHz, 2019 GeMiC
- C. Yadav et al., Analysis of Test Structure Design Induced Variation in on Si On-wafer TRL Calibration in sub-THz, 2019, ICMTS