

Tests of the CMS Level-1 Regional Calorimeter Trigger Prototypes




**W.H.Smith, P. Chumney, S. Dasu,
M. Jaworski, J. Lackey, P. Robl,
*Physics Department, University of Wisconsin,
Madison, WI, USA***

**8th Workshop on Electronics for LHC Experiments
September 10, 2002**

**The pdf file of this talk is available at:
<http://cmsdoc.cern.ch/~wsmith/LECC02talk-wsmith.pdf>
See also CMS Level 1 Trigger Home page at
<http://cmsdoc.cern.ch/ftp/afscms/TRIDAS/html/level1.html>**




Trigger & DAQ Systems



Level-1 Trigger Requirements:

- **Input:** 10^9 events/sec at 40 MHz at full $L = 10^{34}$
- **Output:** 100 kHz (50 kHz for initial running)
- **Latency:** 3 μ sec for collection, decision, propagation



Calorimeter Trig. Overview

(located in underground counting room)



4K 1.2 Gbaud serial links w/
2 x (8 bits E/H/FCAL Energy
+ fine grain structure bit)
+ 5 bits error detection code
per 25 ns crossing

US CMS HCAL:
BU/FNAL/
Maryland/
Princeton

Calorimeter
Electronics
Interface

CMS ECAL:

Lisbon/ Palaiseau 72 ϕ x 60 η H/ECAL
Towers (.087 ϕ x
.087 η for $\eta < 2.2$ &
.174-195 η , $\eta > 2.2$)
HF: 2x(12 ϕ x 12 η)

Copper 80 MHz Parallel
4 Highest E_t :
isolated & non-isol. e/ γ
central, forward, τ jets
 E_x, E_y from each crate

US CMS Trigger:
U. Wisconsin

Calorimeter
Regional
Trigger

Receiver
Electron Isolation
Jet/Summary

UK CMS:
Bristol

Lumi-
nosity
Info.

E_t sums

Cal. Global Trigger
Sorting, E_t^{Miss} , ΣE_t

UK CMS:
Bristol

CMS:
Vienna

Global
Trigger
Processor

Muon Global Trigger
Iso Mu Minlon Tag

Minlon & Quiet
Tags for
each 4 ϕ x 4 η region





Cal. Regional Trigger Location




Underground Counting Room

- Planned for March '05
- Central row of racks for calorimeter trigger
- Connections via high-speed copper links to adjacent rows of ECAL & HCAL readout racks with trigger primitive circuitry
- Readout racks connected via optical fiber through "tunnels" to detector (~90m fiber lengths)






Calorimeter Geometry



EB, EE, HB, HE map to 18 RCT crates
Provide e/γ and jet, τ , E_T triggers


2 CMS HF Calorimeters mapping onto Trigger System HF Crate

Readout segmentation: $36\phi \times 12\eta \times 2z \times 2F/B$
 Trigger Tower segmentation: $18\phi \times 4\eta \times 2F/B$







Trigger Mapping





Calorimeter Trig. Algorithms



- Electron (Hit Tower + Max)**
- 2-tower ΣE_T + Hit tower H/E
 - Hit tower 2x5-crystal strips >90% E_T in 5x5 (Fine Grain)
- Isolated Electron (3x3 Tower)**
- Quiet neighbors: all towers pass Fine Grain & H/E
 - One group of 5 EM $E_T < \text{Thr.}$

- Jet or τE_T**
- 12x12 trig. tower ΣE_T sliding in 4x4 steps w/central 4x4 $E_T > \text{others}$
- τ : isolated narrow energy deposits**
- Energy spread outside τ veto pattern sets veto
 - Jet $\equiv \tau$ if all 9 4x4 region τ vetoes off




Calorimeter Trigger Crate



**Data from calorimeter
FE on Cu links
@ 1.2 Gbaud**


- Into 126* rear Receiver Cards
- Prototype tested w/ ASICs



160 MHz point to point backplane (proto. tstd.)

- 18 Clock&Control (proto. tstd.), 126 Electron ID (proto. tstd.), 18 Jet/Summary Cards -- all cards operate @ 160 MHz
- Use 5 Custom Gate-Array 160 MHz GaAs Vitesse Digital ASICs
 - Phase, Adder, Boundary Scan, Electron Isolation, Sort (manufactured)


*Spare
not
included




Receiver Card



Receiver Card Rear



Receiver Card Front




Input Cable Connectors

Inter Crate Cables & Staging LUTs

Staging & Backplane Drivers

32 Channels =
4 Ch. x 8 mezzanine cards
1.2 GBaud copper receivers
18 bit (2x9) data + 5 bit error
Vitesse 4-ch deserializer sends
120 MHz TTL to front Phase ASIC


Phase ASIC: Des skew, Mux @ 160MHz
Error bit for each 4x4, Test Vectors
Memory LUT @ 160 MHz
Adder ASIC: 8 inputs @ 160 MHz in 25 ns.
BSCAN ASIC: Provides Board BSCAN & Diff. Output @ 160 MHz to backplane




Electron Isolation & Jet/Summary Cards



Electron Isolation Card



Jet/Summary Card




NEW:

Sends top 4 central forward & tau jets (12 total)


Reads in HF data directly for inclusion in output (extra HF crate gone)

Processes 4x8 region @ 160 MHz
 Bckpl. Recv. & Sort (if used) on ASIC
 Electron isolation on ASIC
 Lookup tables for ranking
 Takes Max in each 4x4

Summarizes full crate:
 Sorts 32 e's, 4x4 Et → top 4 e's, jets
 LUTs: Ex & Ey from Et for 4x4 area
 Adder tree for Et, Ex and Ey sums
 Quiet/MinI bits for each 4x4 region




First Generation Prototypes



RCT Crate
Front view


Electron ID Card →
Clock & Control Card



Receiver
Card ↓

All
Tests
Passed

Intercrate sharing
checked



RCT Crate
Rear view

Backplane




Adder
ASIC

Timing checked



Adder ASIC fully
qualified for
production

Full 160 MHz
dataflow verified


VME checked




First Generation Serial Test Card Trigger Link Test



4 x 1.2 Gbaud Cu link
between ECAL/HCAL
and trigger systems
validated with 20 m
cable, BER <math>< 10^{-14}</math> Hz



2nd Gen. Crate & Backplane




160 MHz with 0.4 Tbit/sec dataflow


- Initial tests indicate good signal quality

Designed to incorporate algorithm changes


- New Non-Isolated Electron, Tau & Jet Triggers




2nd Gen. Clock & Control Card



**Fans out 160 MHz clock & adjusts phase to all boards
50% of functionality tested successfully**



New Cal. Trig. 4 Gbaud Copper Link Cards & Serial Test Card



8 Compact Mezzanine Cards for each Receiver Card accept 4 x 20 m 1.2-Gbaud copper pairs transmitting 2 cal. tower energies every 25 ns with low cost & power. Uses new Vitesse Link Chips (7216-01).

New Serial Link Test Card


Status: tested and in production




4 x 1.2 Gbaud Copper Link Test Setup



20 m Cu Cable, VGA Connector



Receiver mezzanine card:



Test Transmit mezzanine card

Serial Link Test Cards


Results:
Bit Error rate $< 10^{-15}$



2nd Gen. Calorimeter Trigger Receiver Card



Full featured final prototype board in test - initial results are good.
Continue to test on-board ASICs & copper link mezzanine cards




*Top side with 1 of 8 mezzanine cards
& 2 of 3 Adder ASICs*

*Bottom side with all Phase
& Boundary Scan ASICs*




Second Generation Electron Isolation Card




Full featured final prototype board is finished & under test.

Electron ID & Sort ASICs tested by Vitesse before delivery

Make further ASIC on-board tests






Jet-Summary Card



Being Manufactured

- **Electron/photon/muon info.**
 - SORT ASICs to find top four electron/photons
 - Threshold for muon bits
 - To GCT
- **Region energies**
 - To cluster crate
- **Absorbs HF functionality**
 - Reuses Receiver Mezzanine Card
 - To cluster crate





Pre-production Prototype Testing



Hand probing of boards


- Timing of signals/clocks checked
- Data paths checked

Inject known data from Serial Link Test Card



- Receiver Card memories loaded & known data sent out in "test" mode

Detailed use of JTAG to check data paths on board


- Fully implemented on all boards and ASICs
 - Access JTAG through VME interface
- Use to check ASIC to ASIC data paths in detail
 - Easier to spot loose connections, bad solder joints
- Building fault library for Receiver & Electron Isolation Cards for production testing
 - Produce code for uniform testing of cards



Testing New Receiver & Clock Cards, Crate, Backplane



← 160 MHz TTL clock with data into 200 MHz Memories (2 ns scale)



Conclusions



Conducting second generation prototype tests

- **Crate, Backplane, CCC, RC, Receiver Mezzanine Card, Phase & Boundary Scan ASICs under test -- results good**
 - Phase ASIC validated & production complete
 - Adder ASIC already validated & production complete
- **Serial Link Test Card & Transmitter MC tested & in production**
- **Electron Isolation Card & EISO & SORT ASICs under test**
 - Sort ASIC Validated & production complete

Goals for 2002/3

- **Completion of prototype tests, validate last two ASICs**
- **Integrate Serial Links w/ECAL, HCAL front-ends**
- **Prototype Jet/Summary card manufacture**
 - Ready for manufacture -- waiting for other board tests
 - Integrated HF into this card -- no need for separate HF crate
- **Begin System Production & Test**