

241

CERN LIBRARIES, GENEVA



AT00000305

Cours/Lecture Series

1990-1991 ACADEMIC TRAINING PROGRAMME

SPEAKER : S. CITTOLIN / CERN-CN
 TITLE : Trigger and data acquisition techniques overview
 DATES : 26 & 28 November
 TIME : 11.00 hrs
 PLACE : Auditorium



Acad. Train

241

242728

Digital Signal Processing, Trigger and Data Acquisition at LHC Overview

S. Cittolin/CERN-ECP 26 Nov. 90

→ Introduction

CERN Sp \bar{p} S Collider (UA1)

Trigger and Digital Signal Processing (DSP)

- **CERN LHC Super Collider**

 - Rate and Data Volume

 - Data Acquisition at LHC


 - Front end, Trigger Levels

 - **Technologies**

 - **Readout and Computi**

 - **Software**


Short History




$$\lambda = h/p \quad T \approx t^{-1/2}$$

10^{-10} m < Kev >300.000 Y

1900....
Quantum
Mechanics



1940-50
Quantum Electro
Dynamics




10^{-15} m \approx Gev \approx 300 sec

1950-60
Symmetries
Field theories



10^{-16} m > Gev $\approx 10^{-6}$ sec

1960-70
Quarks
Gauge theories



10^{-18} m 100 Gev $\approx 10^{-10}$ sec

SPS $p\bar{p}$ 1970-83
ElectroWeak
QCD, Unification

Charge	6•3 Quarks	6 Leptons	Charge
2/3	u	ν_e	0
-1/3	d	e	-1
	c	ν_μ	
	s	μ	
3 "Colours" each quark	t	ν_τ	2 "Flavours" in each doublet
R B	b	τ	

LEP 1990
3 Families
.....



10^{-19} m \approx Tev $\approx 10^{-12}$ sec

LHC 1990-2000
Origin of masses
The next step...


MATTER ?

Big Bang

The Next Step

- **HIGGS**




Electroweak symmetry breaking
Origin of masses




New forces (symmetries)
New particles
Super symmetries
Next step in compositeness

.....


CERN SppS Collider



LHC (Large Hadron Collider)




UA1 detectors




Central detector

- Charged particle imaging
- Momentum




Electromagnetic calorimeter

- Electron, gamma identification
- Energy



Hadronic calorimeter

- Hadron identification
- Energy




Muon detector

- Event tagging
- Momentum


4π hermeticity

- Missing energy, neutrinos

UA1 detectors




UA1 layout



Trigger

The trigger is a function of :



Since the detector data are not all promptly available and the function is highly complex, $T(\dots)$ is evaluated by successive approximations called :

TRIGGER LEVELS
(possibly with zero dead time)



The final aim is to look for $\approx 1/10000000000$
 $1/10000000000000000$

Trigger Levels (UA1)



CERN Collider (1981-1989)

Luminosity	$10^{30} \text{ s}^{-1} \text{ cm}^{-2}$
Bunch separation	$4 \mu\text{s}$ (250 kHz)
Event rate	$< 10^5 \text{ Hz}$
No. channels	$\approx 10^5$


Level 1 [1981]





Level 2 [1988. μ]




Level 3 [1983]




Electron drift detectors



Simple collection





Amplification and collection



Charge imaging



Single wire drift cell

Track normal to drift




$$L = Vd \cdot (t - t_0)$$

Track at smaller angle to drift






$$L = Vd \cdot (t - t_0) + DL$$

Track in a magnetic field parallel to sense wire




$$L = Vd \cdot (t - t_0) \cos(d)$$

Current division





$$z = Q_l / (Q_l + Q_r) = Q_l / Q_t$$



Imaging parameters





Position




Track angle



Total charge






Current division



FADC application



Channel (6-bit resolution)





Pulse analysis basic tools

Numeric pulse analysis needs some fast tools directly available on the data stream. Such as :



Comparator





Integrator



Converter




Differentiator




+ channel calibration and monitoring tasks (programmable device

Readout Processor structure




UA1 data acquisition



LHC Layout

Three dedicated interaction regions
(in addition to the LEP crossings)



LEP	e^+	e^-	\sqrt{s}	200	GeV	Luminosity	$3 \cdot 10^{31} \text{ cm}^{-2} \text{ s}^{-1}$
LHC	p	p	\sqrt{s}	16	TeV	Luminosity	10^{34}
	e	p		1.7	TeV		10^{32}
	P_b	P_b		1312	TeV		10^{27}

Parameters

P-P LHC (8+8 Tev)

Luminosity $10^{33} - 4 \cdot 10^{34} \text{ s}^{-1} \text{ cm}^{-2}$

Bunch separation **15 ns** (66 MHz)

Event rate $\leq 2 \text{ GHz}$ ($\approx 40 \text{ Ev/bunch}$)

No. channels $10^6 - 10^7$

General Purpose Experiment

CERN Collider (270+270 Gev)

Luminosity $10^{30} \text{ s}^{-1} \text{ cm}^{-2}$

Bunch separation **4 μs** (250 kHz)


Event rate $< 10^5 \text{ Hz}$

No. channels $\approx 10^5$

LHC Events

Luminosity	$10^{33} - 4 \cdot 10^{34} \text{ s}^{-1} \text{ cm}^{-2}$
Bunch separation	15 ns (66 MHz)
Event rate	$\leq 2 \text{ GHz}$ ($\approx 40 \text{ Ev/bunch}$)
No. channels	$10^6 - 10^7$

General Purpose Experiment



$\approx 10 \text{ Events/bunch}$
at Luminosity = $10^{34} \text{ s}^{-1} \text{ cm}^{-2}$


$\approx 1000 \text{ tracks/15ns}$

Apparatus

Basic Detectors

Track detectors


- Tracking, p_T , MIP
- Em. shower position
- Topology
- Vertex




Electromagnetic / Hadron calorimeter

- Particle identification (e, μ , Jets, Missing p_T)
- Energy measurement


Magnetic field



Solenoid





Dipole



No central field
External toroid

General Purpose / Dedicated experiment



Number of Channels

Examples of:

Inner tracking

- Track-preshower (pads) : $2 \cdot 10^7$ channels
- TRD straw tube (projective): $4 \cdot 10^5$
- Scintillating fibers (projective) : $\approx 10^6$

Expected occupation $10^{-3} - 10^{-2}$

Calorimetry (dominated by e.m.)

granularity $\Delta\eta \cdot \Delta\phi = 0.02 \cdot 0.02$

(at least two sampling, $|\eta| < 3$ $2 \cdot 10^5$ channels

Expected occupation $10^{-2} - 10^{-1}$


Muon tracking

- Resistive plate chamber $10^5 - 10^6$ channels
- Drift chambers

Expected occupation $10^{-5} - 10^{-6}$




CERN Collider Trigger Levels

UA1 Timing




- Level 1 trigger inter bunch crossings
- Detector cell memory less than 4 μ s
- Almost no event overlapping. Clean event
- Most of electronics outside the detector


LEP, HERA...



LHC Trigger Levels





- Level 1 trigger time exceeds bunch interval
- Detector cell memory greater than 15 ns
- Event overlap & Signal pileup
- Very high number of channels





Multi Events and Pileup

$L = 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
 $\approx 10 \text{ Events / crossing}$




Basic DAQ

Basic DAQ data flow



STRUCTURES

Parallel




Event partition

Pipeline




Time/function partition

Farm




Multiple events

Data driven




DAQ architecture

Partition & tree



CAMAC
VME
FASTBUS
(Collider, LEP...)

Dynamic routing



VME
Transputers
(HERA, ZEUS...)

High parallelism and multilevels

Trigger Rate

Basic building blocks:

e μ jet p_t miss signatures

Basic selection:

rough particle id. and E_t thresholds

INCLUSIVE RATES

Muons

full rate (12 λ Pb)	$10^5 - 10^6$ Hz
$p_t > 20$ GeV	$2 \cdot 10^3$ Hz
$p_t^{1,2} > 20$ GeV	25 Hz

Electrons

$p_t > 20$ GeV (10 ² rej.)	10^5 Hz
($p_t^{\pi^0} > 20$ GeV: $2 \cdot 10^4$ Hz)	
$p_t^{1,2} > 20$ GeV	10^3 Hz
(but x10 MC uncert. for $p_t^{\text{jet}} \approx 20$ GeV)	

Jets

$p_t^{1,2} > 180$ GeV (or $m_{1,2} > 400$)	10^4 Hz
$p_t^{1,2} > 300$ GeV (or $m_{1,2} > 800$)	10^3 Hz

Missing p_t

$p_t > 50$ GeV (cracks, 3-jets only)	10^3 Hz
(but increase $> \times 10$ from 2-jets)	

Trigger Rate

Rates from examples of physics channels.

Top

l + jets	$p_t^\mu > 40 \text{ GeV}$	200 Hz
	$p_t^e > 40 \text{ GeV}$	$5 \cdot 10^4 \text{ Hz}$
e + μ	$p_t^\mu > 50 \text{ GeV}$	100 Hz
	$p_t^e > 50 \text{ GeV}$	400 Hz

Higgs


4 l	$p_t^{2\mu} > 20 \text{ GeV}$	25 Hz
	$p_t^{2e} > 20 \text{ GeV}$	10^3 Hz
e v jj	$p_t^e > 100 \text{ GeV}$	15 Hz

SUSY

$p_t^m + \text{jets}$	$p_t^{3j} > 200 \text{ GeV}$	500 Hz
4 l + jets	$p_t^{2\mu} > 30 \text{ GeV}$	10 Hz
	$p_t^{2e} > 30 \text{ GeV}$	10^2 Hz

LVL-1 rate $10^4 - 10^5 \text{ Hz}$

Frontend





Frontend main challenges :

- Analog to Digital Converters
- Pipelined readout structures (Analog/Digital)
- Digital Signal Processing
- Systolic trigger and data flow processor systems
- Data access, Control and Calibration


- Power, radhard, cabling, packaging

Pipelines




- Long pulse ($> 15\text{ns}$)
- Large dynamic range
- High (≤ 12 bits) resolution

- Fast pulses ($< 15\text{ns}$)
- Low occupancy detects ($N \cdot \text{Occ} \ll 1$)



LHC Trigger Levels

Level 1. Particle identification & energy cuts




- High p_T electron, muon, (jets), (and missing E_T)
- Energy sums and cuts
- Local pattern recognition and energy evaluation on prompt macro-granular information

Reduction $\approx 10^{-5}$

1, 2 e, Jets..	$\approx 10^4 - 10^5$ Hz
Top/Higgs/SUSY	$\approx 10^4 - 10^5$ Hz
Muons	$\approx 10^5$ Hz


Level 2. Clean particle & kinematics signature


- Finer granularity transversal and longitudinal profile
- Kinematics cuts
- Track reconstruction
- Detector matching and topology




Level 3. Physics process identification

- Event reconstruction and analysis




The data acquisition system is modeled by the trigger strategy 

LHC General-Purpose DAQ




Pipeline



In order to have a zero-deadtime trigger all channel information must be buffered during the decision time (1 - 10 μ s) each 15 ns


- Charge, Amplitude (multi crossings)
- Hit tag
- Time
- Digital data

Delay line




Fixed latency
Synchronous output

Ring Buffer



Variable latency trigger
Asynchronous output

File system



- **Analog or Digital ?**
- **Delay line or random access ?**

Architecture study


to identify the basic components and confine to a minimum the detector dependent area.

- CERN-LAA HARP project
3 μ m CMOS 64 cells pipeline
- Zeus Calorimeter. 64 Cells 10MHz
- Acoustic Charge Transport delay line..

Today's Pipelines


The frontend of a drift time detector (e.g. Icarus) readout has several aspects in common with an LHC calorimeter channel. Both systems need signal conversion and pipeline. Signal processing and zero-skipping are common as well although the timing and synchronization are tighter for LHC.

LHC calorimeter





- Bunch crossing (66 MHz)
- Pipeline
- Digital signal processing
- Systolic local prompt trigger

Drift time pulse



- Sampling rate
- Image readout
- Hit processing
- Track segment finding

Level 2 Data Access




Digital Conversion

Digitizing means measuring something (charge, amplitude, time..) that is compare it with a reference unit.




Entity to be measured


Ruler unit



Compare entity with a series of rulers in sequence (standard ADC, counting)
or in parallel (FADC, decoding)




Compare entity with a ruler, subtract ruler from entity (Sigma Delta ADC)





Compare entity with a ruler then subtract ruler from entity and halve the result (HARP pipeline ADC)

Flash ADC




Compare entity with a series of rulers in sequence (standard ADC, counting)
or in parallel (FADC, decoding)

Flash ADC



Dynamic range	critical for	Calorimeter (15-16 bits)
Resolution	"	Calorimeter (9-10 bits)
Power consumption	"	Inner detectors
Speed	"	All ($n \cdot 67\text{MHz}$ $n \geq 1$)



Sigma Delta ADC




Compare entity with a ruler,
subtract ruler from entity
(Sigma Delta ADC)

Sigma Delta ADC

(CERN-LeCroy) 9-14bit \approx MHz




Pipeline Conversion




Compare entity with a ruler
then subtract ruler from entity
and halve the result
(HARP pipeline ADC)


ADC pipeline (CERN-LAA HARP) 12 Bits 1MHz



Time Memory Cell (KEK/Hiroshima/NTT)



Frontend Configuration



Shape/Analog Store/Digitize


- ↑ • Power dissipation
- ↑ • Packaging
- ↓ • Dynamic range
- ↓ • Clock driven
- ↓ • Calibration & Timing
- ↓ • Radiation hardness

Dynamic range	Cal. (15-16 bits)
Resolution	Cal. (9-10 bits)
Power consumption	Inner detectors
Speed	All ($n \cdot 67\text{MHz}$ $n \geq 1$)


Digitize/Digital Buffer/Process

- ↑ • Digital signal analysis
- ↑ • Timing and synchronization
- ↑ • Data driven
- ↑ • Radiation hardness
- ↓ • Power dissipation
- ↓ • Cabling

Design of electronics is related to the engineering of the detectors



Trigger Architectures



Level 1 trigger.




Scope

- Segment finding
- Energy clustering
- Energy Sums

Techniques


- Analog processors
- Systolic processor arrays
- Associative memories
- Data driven processors

Full pipeline. Step = 15 ns



Level 2 trigger

Asynchronous processor systems




- Pixel processors
- Neural nets
- μ P farms
- Data flow architectures

- Full calorimetry
- Track reconstruction
- Kinematics
- Detector matching

Level 1 Trigger

66 MHz



≈100 kHz



Particle signatures :

- Electron, muon, jets identification
- Energy clusters and sums
- Missing p_T

- 66 MHz
- ≈ 1 - 10 μ s latency
- ≈ 10⁻⁴ reduction ratio

Track segment recognition

Prompt hits from fast detectors:
(scintillators, TRD, Tubes..)




Cluster finding & Energy cuts
on pseudo-rapidity/azimuth
'Lego' plots made of calorimeter
2-D e/h segments of suitable
granularity .

Calorimetry

Clustering in the η/ϕ 'Lego' plot.


- EM showers, Jets, Energy sums, missing p_T



Processor net mapped

onto data plot. Clustering and energy sums done by parallel/pipelined logical and arithmetical units


(Id. UA1. N. Ellis, J. Garvey)



Pixel processor

applied in a defined region.

(CERN-LAA MaxVideo)




Analog automata

Clustering by energy sums or by contiguity rules.

(Preshower em. id., R. Bonino)

- High parallel processing
- High connectivity
- Applied Specific IC. ASIC

Tracking



Lookup table

The hit pattern is used as address.
Simple control, but large memory size
(UA1. Muon cone finding $\approx 2\mu\text{s}$)



Associative memory

Memory is addressed by its contents.
Large control, limited memory size
(CDF. Segment & track finding 1-10 μs
ASP massive digital parallel processors)

Data Driven

- Flexible structure
- Natural pipeline

Track following algorithms are translated by subsequent steps of arithmetical units driven by the availability of the operands.




(x,y) Transforms

Hough- parameter, polar coordinates
Trackfinding by (x,y) mapping into an appropriate coordinate system.
(CERN-LAA. MaxVideo)


Analog/Digital automata

Find pattern via elementary rules describing the interaction (logical/analog) of contiguous cells



Neural networks

Not algorithmic analog processors trained to classify patterns.
(CDF. Analog INTEL ETANN $\approx 1\mu\text{s}$)






Digital Signal Processing

The signals generated by an LHC calorimeter cell will be diffused over more than one bunch crossing. A digital channel with programmable filter capability is needed to extract the physical information and to associate events within bunch crossings.

In addition, for those detectors where the particle (e/π) can be identified by the signal shape in a single channel, the digital analysis can perform the first step of the trigger process.

Apart from considerations of power consumption, electronics packaging and radiation hardness, it seems very attractive to go digital immediately after the preamplifiers, complementing the analog shaping with a **pipelined digital signal processor**.



$$\text{Basic filter operation : } \sum \mathbf{x}_i \cdot \mathbf{w}$$

Trigger Level 1


Level 1.

Local object identification and cut on energy sums. (e, μ , jets, track segments)

Each trigger subsystem is local to a part of the detector and it will be limited to flag events by cuts on the sums of energy over contiguous calorimeter cells or by recognition of a track segment in a binary matrix.

For a deadtimeless first level trigger, the trigger processor must itself operate as a **pipeline** at the 66 MHz bunch crossing rate (eg. **systolic processor**).


Multilevel matrix




- Cluster pattern recognition
- Multiply / Add
- Cell / processor mapping

$$\sum \mathbf{x}_i \cdot \mathbf{w}_i$$

Binary matrix



- Model matching
- Contiguity rules
- High connectivity



Trigger Level 2


Level 2.

Full measurement and cuts on the kinematics parameters. Pattern recognition may be still needed (if fine granularity tracking detectors are used)


At this level data are locally buffered and the data flow can proceed asynchronously.

The processor architecture can be either **massive parallel** (with asynchronous units) or **data flow** or **farm** based.


(according to amount of data and the data collection architecture)



When the selection is made on kinematical cuts then the basic operation to perform is a 3(4) dimensions scalar product.




Timing



Bunch crossing timing must be distributed around the detectors.

- **Is this sufficient to identify the data belonging to the same event?**
- **Event identification based on an absolute time tagging (e.g. T_0 from stiff tracks. Mean time measurements...)?**
- **Data driven flow with time info lists ?**

Memory Evolution




Collider/LEP
 $\approx 10^5$ channels
 $\approx 10^5$ byte/ event
 $\approx 10^5$ Hz rate



LHC
 $\approx 10^7$ channels
 $\approx 10^6$ byte/ event
 $\approx 10^7$ Hz rate

Micros

No. of Transistors




BiCMOS prediction and no assumption of :

- technological changes (GaAs)
- new architectures (massive parallel, neural net)
- new technology
optical computers, quantum effect electronics

Industry

In the last 20 years, the requirements of telecommunication and in particular to television have strongly contributed to the development of standard technology (CMOS, BiCMOS) and mass production by industry.

Together with other fields, the high energy physics experiments have exploited these developments extensively.



Flash ADC

Analog memory

Personal computers

Helical scan recording

Data compression

Image processing

Cheap MFlops

for image synthesis

In recent years the world television industry has undertaken a new challenge :

the High Definition TeleVision (HDTV).


This represents a tremendous effort of research and development in the field of standard technology.

In Europe it is organized under the project EUREKA 95.


Eureka 95

Eureka HDTV project EU95

Directorate : Bosch, Nokia, Philips, Thomson
 + 20 firms, universities and national centres
 1986 estimated development cost \$1 billion
 1990 spent \$350 million



• **50Hz \approx 1.7 Gbit/s**
 Camera sampling rates :
 144MHz (36MHz)
 luminance(colour)




MAC (Multiplexed Analog Components) transmission system. MAC is raster-compatible with PAL/SECAM. A MAC decoder allows the satellite reception on existing B/W and colour sets.

Main areas :

Origination	Production	Transmission	Display	Replay
Fast ADC Pixel proc.	Mass storage CDV	Optical fibres Data compr. TDM time division multipl.	ADC Pipeline Dig. filters	CDV

HDTV chain




One HDTV \approx One LHC channel

Analog bandwidth \approx 100 MHz
Digital throughput \approx 1 Gbit/sec

+ more : DSP, Links, Storage

HDTV Spin-off

- LRV 16K. Memory delay line. 2048 Bytes 72MHz FIFO
- MULAC8. Transversal filter processor.
54MHz Systolic array of 8 multiplier/adder 18ns pipeline for real time digital image processing and filtering.
 $XOUT(30bits) = \sum XIN(i) \cdot W(i)$ [10bit•12bit, i=1-8]
IC prototypes designed and developed by CNET (Centre National d'Etudes des Telecommunications) in Grenoble in the framework of the HDTV project :
- Dataware ITT. Programmable video signal processor.
 $(\sum XIN(i) \cdot W(i))$ 4 Giga-OPs. ITT West Germany
- High speed Flash ADC. ...





+ Gbit/s optical links, data compression and mass storage

VSP (DAVIS)


Data Driven Video Signal Processor

- 16 cells 125 MHz 1990
- 64 cells 200 MHz 1992
- \$30/chip 1994/95





- Programmable
- Data-driven
- Pipelined (7.5 ns)
- $\sum x \cdot y$



- 1D/2D digital filters and Convolution
- Frequency decimation





DAVIS





Data Driven processor
1D-2D Digital filters





Contiguity Machine
7.5 ns cycle



Bus switch
750 MByte/s peak






DMA Controller
375 MByte/s



**Intelligent
 LookUp Table**

HDTV

HDTV




Transmission encoding
Receivers

144 MHz, 10bit
16-30 MHz, 10bit

- High speed ADCs
- Mass storage
- Image processors
- Data communications

High Performance Imaging



- Digital filters
- Delay lines
- High speed ADC/DAC

High Energy Physics Multi-Tev calorimetry

60-150 MHz
15 bit dynamic range
10 bit linearity
 10^5 - 10^6 channels

A tremendous effort :
Developed by European industry
Exploiting the standard technology


Event Builder

- **Event builder**

It has to perform the merging of multiple sub-detector data streams into a single detector/event data stream in order to be processed by a subsequent trigger level.


- **Data links & Connectivity**

100-1000 data sources. Optical links




VME-FastBus Event Builders



**UA1
(CAMAC, VME and 3081E)**



**OPAL matrix
(VME/VSB)**




**ALEPH event mover
(FASTBUS)**




**Barrel switch
Bus matrix switch node**

Buses



CAMAC/REMUS


- Geographic addressing
- Built in block transfers
- Hierarchical structure



Networks


- ADLC lans
- Token ring
- Ethernet
- FDDI

....



VMEbus, Fastbus

- Multi processor system
- Master/slave
- Logical addressing



- Preprogrammed data path and auto block movers
- General purpose buses for control and monitoring
- Redundant access



VME 64/256.. VXI

Futurebus


SCI, HIPPI...

(standard protocols and point to point)

Virtual Event & Cache Readout



MMU ↔ Event Selection
 Cache ↔ Event Builder



- Virtual event structure**
- Reduced data access
 - Transparent event building

Experiment Computer Center

- **Event filter & Data reduction**

The event filter constitutes the final selection step based on global event physics analysis.

A distributed multi-stack of Power servers integrated in the event builder system with standard hardware access and development tools.


- **Distributed Computing**

Offline production, Data base, Calibration, Control&Simulation

- **Laboratory & World interconnection**

- **Mass storage**

100Mbyte/s. Tbyte/day. Event server facilities



10^3 Hz
 \approx MB/event

10-100 Hz
 10-100 MB/s

1 event 1 sec	Event Filter	Analysis
UA/LEP	10 MIPS	400 MIPS
LHC	10^4 MIPS	10^6 MIPS

Computing

RISC Workstations & Power Servers (1990)

- **Silicon Graphics.** (Mips3000 33 MHz)

Parallel CPUs 160 MIPS (600 MIPS next)

- HPPI (200 MB/sec)

- FDDI (100 Mbit/s)....

- **Dolphin, Nord Data.** (M88000 25 MHz)

Parallel CPU structure 120 MIPS (1000 MIPS next)

- SCI (1 GB/sec)

- **IBM 6000** (IBM RISC processor)

Ranging from 15-50 MIPS

- Hyper channel (40 MB/sec)

Array Processor & Parallel Computing


- **INTEL** parallel computers 64K nodes

2D-3D topology 100Mb/s bandwidth, 10^6 MIPS

- **Transputer** net (H1-100MIPS/node. 1991..)


.....

Processor Evolution



Control & Calibration

Multi-access control network for :



- Standard networks ?

- Transputers (H1) as general interface for distributed intelligent control ?

- Transputer-Workstation interface
- Transputers as standard electronic system controller

Software Methods

Architecture Modelling & Simulation


- **Hardware description language**
- **System modelling** (from gate to complex)
 - Behavioural simulation and animation
 - Timing and statistics analysis

Methods for :


- **Specification and Description Language**
 - Graphical and textual system description language
 - Tools for complete system design and code generation
- **Object programming** (FORTRAN and C).
- **Operating system & development**
 - UNIX (hidden UNIX) ...
- **User interface. Virtual reality**
- **Data base. Multimedia**
- **Expert Systems**
 - Maintenance / debugging / documentation.

Software must be reusable !

The Problem View



LHC Euro-DAQ



**1 LHC channel \approx 1 TV channel
LHC DAQ \approx 10M home HDTV systems**