# High Voltage Step-up Multi-output DC/DC Converters for Power Conversion Systems 

By

Sen Song

Ph.D.

A thesis submitted in accordance with the requirements for the award of the degree of Doctor of Philosophy of the University of Liverpool

October 2019

I would like to dedicate this thesis to my loving girlfriend and my parents

## Declaration

I hereby declare that except where specific reference is made to the work of others, the contents of this dissertation are original and have not been submitted in whole or in part for consideration for any other degree or qualification in this, or any other University. This dissertation is the result of my own work and includes nothing which is the outcome of work done in collaboration, except where specifically indicated in the text.

The copyright of this thesis rests with the author. Copies (by any means) either in full, or of extracts, may not be made without prior written consent from the author. Copyright © 2019 Sen Song, all rights reserved.

Song, Sen

## Acknowledgements

First and foremost, I would like to express my deepest gratitude to my primary supervisor Dr. Hu Yihua, for granting me the precious opportunity to test myself at the highest level. He has encouraged and helped me to grow up from a fresh graduate student to a professional researcher. I learned so much from Dr. Hu both academically and personally. Thanks for the invaluable comments and advice on my research as well as my life and career. Secondly, I would also like to thank my second supervisor Dr. Jiang Lin, and Dr. Chen Guipeng, for the generous support and academic guidance they have provided to me. I will always treasure their support, encouragement and guidance.

I would also like to thank my parents, especially my mother. They have always supported me with no expectation of a reward. Their continuous help and understanding have made my life full of love, and I am grateful for everything they have done. I would also like to express my appreciation to my girlfriend Li Shuang. I would never have succeeded without her love, tolerance, support, encouragement and patience. This work is dedicated to her.

Special thanks are also paid to my brilliant and lovely colleagues and friends; in particular to Li Xinhua, Ni Kai, Zhang Yixuan, Wu Zuyu, Gong Chao, Xie Lujia, Zhao Zhiyi, Dr. Zhuang Yuan, Dr. Chen Anqi, Xu Chen, for many fruitful discussions and enjoyable moments.

Last but not least, the support from the Electrical Engineering and Electronics Department of the University of Liverpool is gratefully acknowledged.


#### Abstract

With the increasing development of semiconductor components, solid-state DC/DC converters become popular in power conversion systems. Applications powered by sources with relatively low voltage level such as PV panels, and batteries require high voltage conversation ratios to meet the voltage level of load systems. Additionally, high voltage gain converters are also critical in grid-tied applications such as high voltage direct current (HVDC) transmission systems. Thus, the relatively low voltage level generated from offshore wind turbines or PV panels could be boosted up to the ultra-high line voltage level of HVDC transmission. Although conventional boost converters could achieve high voltage gain theoretically, their switches operate with an excessive duty cycle that degrades the reliability of converters. This thesis proposes the derivation, analysis, and verification of advanced high voltage step-up DC/DC converters that could obtain an improved performance compared with current state-of-the-art topologies.

Four novel DC/DC converters that have high step-up voltage ratios are proposed for applications as HVDC transmission systems, light emitting diode (LED) lightings, and electric vehicles respectively as following. - The matrix configuration is proposed so that converters only suitable for low power applications could be scaled up to meet the requirements of HVDC transmission. Thanks to the matrix configuration, simultaneous ultra-high voltage step-up ratio as well as low voltage/current rating of components, and high reliability are obtained. Additionally, two topologies of submodules (SMs) are designed and installed in the matrix configuration to meet the specific requirements of HVDC transmission of offshore wind farms and large scale solar power plants. Moreover, owing to the design of SMs, the voltage step-up ratios of designed multi-module converters, $G_{\text {boost }}$, is increased to the number of SMs in series, $N$, times the voltage conversion ratio of $\mathrm{SMs}, G_{S M}$, as $G_{\text {boost }}=N \times G_{S M}$. Compared with modular multilevel converters (MMCs), the proposed multi-module converters can achieve a higher voltage gain ratio since the output voltage of SMs implemented in MMCs equals to the input voltage. - A stacked multi-output isolated DC/DC converter is proposed for the LED driver. The installation of transformers and switched capacitors enlarge the voltage gain.


Additionally, compared with two conventional isolated converters, the proposed one could use one less active switch to achieve similar performance, so that the cost is reduced. Moreover, all switches could achieve soft-switching operation. According to the experiment results, the proposed converter can maintain the high power efficiency $92 \% \sim 94.6 \%$ with the output power range from 12 W to 200 W , which exceeds the similar topologies whose active switches are hard-switching.

- Furthermore, a three-switch-based single-input dual-output (SIDO) converter is presented in this thesis. Due to the integration of two switches, the proposed SIDO converter can use one less switch, and the operation performance is similar to that of applying two conventional two single-input single-output converters. Hence, the cost is reduced. Moreover, thanks to the independent power flow and two control variables, the cross regulation performance is improved, and simultaneous buck as well as boost output voltages are realised. According to the experiment results, the voltage error ratio caused by cross regulation problems is reduced to $1.55 \%$, and the maximum power efficiency reaches $96.6 \%$, which shows a better performance than current state-of-the-art SIDO converters.

This thesis has successfully demonstrated several novel topologies for DC/DC power conversion systems. The most challenging issues such as increasing voltage conversion ratios, scale up power converters applied in low power applications for high power applications, and improving power efficiency while keep the low cost at the same time have been overcome by applying the proposed techniques.

Key words: DC/DC converters, high voltage step-up ratio, soft-switching, low cost.

## CONTENTS

Abstract ..... V
Contents ..... vii
List of Figures ..... xii
List of Tables ..... xvi
Abbreviation ..... xvii
Chapter 1. Background ..... 1
1.1 High Step-up DC/DC Converter Applications ..... 1
1.1.1 HVDC Transmission ..... 1
1.1.2 LED Driver ..... 3
1.1.3 EV ..... 4
1.2 Operating Characteristics of High Voltage Step-up Converters ..... 5
1.2.1 High Voltage Boost Ratio ..... 5
1.2.2 High Power Efficiency ..... 5
1.2.3 Low Current/Voltage Ripple ..... 5
1.2.4 Fast Response ..... 5
1.3 Aims and Objectives ..... 6
1.4 Thesis Outline ..... 7
Chapter 2. High Voltage Gain DC/DC Converters Techniques-A LiteratureReview9
2.1 Introduction ..... 9
2.2 Categories of Voltage Boost DC/DC Converters ..... 10
2.2.1 Isolated/Non-isolated Converters ..... 10
2.2.2 Unidirectional/Bidirectional Converters ..... 12
2.3 Topology Review of Typical High Voltage Step-Up Converters ..... 13
2.3.1 Conventional Boost Converter ..... 13
2.3.2 Cascaded Converters ..... 14
2.3.3 Quadratic Boost Converter ..... 15
2.3.4 Three Level Boost Converter ..... 16
2.3.5 Switched Capacitor Converters ..... 17
2.3.6 Voltage Multiplier Circuits ..... 19
2.3.7 Switched Inductor Converters ..... 20
2.3.8 Isolated Boost Converters ..... 22
2.3.9 Coupled Inductor Converters ..... 25
2.3.10 Modular Multilevel Converters ..... 26
2.3.11 Integrated Converters ..... 27
2.4 Classification of DC/DC converters by Voltage Gain ..... 28
2.5 Converter Control Method ..... 29
2.5.1 Voltage Control ..... 29
2.5.2 Current Control ..... 30
2.6 Switching Strategy ..... 31
2.6.1 Hard-switching ..... 32
2.6.2 Soft-switching ..... 33
2.7 Failure Mechanism ..... 36
2.7.1 Failure Type ..... 37
2.7.2 Diode Failure Indications ..... 37
2.7.3 Transistor Failure Indications ..... 37
2.8 Summary ..... 37
Chapter 3. Multi-port High Voltage Gain Modular Power Converter for Offshore Wind Farms ..... 39
3.1 Introduction ..... 40
3.2 Design of the Proposed Multi-module Converter ..... 42
3.2.1 Design and Operation of the SM. ..... 42
3.2.2 Design and Operation of the Matrix Configuration ..... 45
3.3 Analysis of the Proposed Multi-module Converter ..... 47
3.3.1 Scalable Topology ..... 47
3.3.2 High Voltage Step-up Ratio ..... 49
3.3.3 Current Balance with Column Interleaved Mode ..... 49
3.3.4 Closed Loop Control ..... 50
3.4 Fault Tolerance ..... 51
3.4.1 Fault Tolerance for WTGs with Different Output Power ..... 51
3.4.2 Redundancy Fault Tolerance. ..... 52
3.4.3 Fault Tolerance of Short-circuited Diodes and Failed SMs52
3.4.4 Fault Tolerance of Open-circuited Diodes ..... 53
3.5 Simulation Verification and Comparison Results ..... 54
3.5.1 Simulation Results ..... 54
3.5.2 Comparison Results ..... 59
3.6 Summary ..... 60
Chapter 4. Modular Multi-port Ultra-high Power Level Power Converter Integrated with Energy Storage for HVDC Transmission ..... 61
4.1 Introduction ..... 61
4.2 Analysis of the Basic Cell ..... 65
4.2.1 Design of the Basic Cell ..... 65
4.2.2 Operation of the Basic cell with PV Source ..... 66
4.2.3 Operation of the Basic Cell without PV Source ..... 71
4.3 Analysis of the Proposed Multi-module Converter ..... 75
4.3.1 Voltage Gain of the Scalable Topology ..... 76
4.3.2 Voltage/Current Rating of Semiconductor Components ..... 77
4.3.3 Control Scheme ..... 78
4.4 Fault Tolerance ..... 78
4.4.1 Redundancy Fault Tolerance. ..... 78
4.4.2 Fault Tolerance of Short-circuited Diodes and Failed SMs79
4.4.3 Fault Tolerance of Open-circuited Diodes ..... 80
4.4.4 DC Fault Tolerance ..... 81
4.5 Simulation Verification and Discussion. ..... 82
4.6 Summary ..... 87
Chapter 5. Multi-output LED Driver Integrated with 3-Switch Converter \&
Passive Current Balance for Portable Application ..... 88
5.1 Introduction ..... 88
5.2 Operation Mode Discussion ..... 90
5.3 Topology Characteristics Analysis ..... 96
5.3.1 Passive Current Balancing ..... 96
5.3.2 Operation of Resonant Capacitors ..... 97
5.3.3 Control System ..... 98
5.3.4 Soft-switching Analysis ..... 100
5.3.5 Expandable Topology ..... 101
5.4 Design Guide ..... 101
5.4.1 Passive Current Balancing ..... 102
5.4.2 Maximum Voltage and Current of Switches. ..... 103
5.4.3 Voltage Variation of Resonant Capacitors ..... 103
5.5 Experiment Verification and Comparison Results ..... 104
5.5.1 Hardware ..... 104
5.5.2 Experiment Results ..... 105
5.5.3 Comparison Results ..... 109
5.6 Summary ..... 110
Chapter 6. A Three-Switch-Based Single-Input Dual-Output Converter with Simultaneous Boost \& Buck Voltage Conversion ..... 111
6.1 Introduction ..... 112
6.2 Operation Principles ..... 114
6.2.1 Operation Modes Analysis ..... 114
6.2.2 Voltage Gain ..... 120
6.3 Design Consideration and Analysis ..... 121
6.3.1 Design Consideration ..... 121
6.3.2 Reduced Switch Count ..... 122
6.3.3 ZVS Operation ..... 122
6.3.4 Closed Loop Control ..... 124
6.4 Experiment Verification and Comparison Results ..... 125
6.4.1 Hardware ..... 125
6.4.2 Experiment Results ..... 127
6.4.3 Comparison Results ..... 132
6.5 Summary ..... 135
Chapter 7. Conclusion ..... 136
7.1 Summary ..... 136
7.2 Key Contributions ..... 138
7.3 Future Work ..... 140
7.4 Publications Arising from this Research ..... 141
Reference ..... 143

## List of Figures

Figure 1.1 Distance versus cost for HVAC and HVDC cables [8-10]. ....................... 2
Figure 2.1 Categories of voltage boost DC/DC converters....................................... 10
Figure 2.2 Schematic of non-isolated and isolated converters: (a) non-isolated; (b) isolated. ................................................................................................................... 11
Figure 2.3 Derivation of bidirectional converters: (a) boost converter; (b) Ćuk converter. ..... 12
Figure 2.4 Topology of the conventional non-isolated converter ..... 13
Figure 2.5 Configuration of cascaded DC/DC converter ..... 14
Figure 2.6 Cascade converter with two stages boost converters ..... 15
Figure 2.7 Quadratic boost converter ..... 16
Figure 2.8 Three level boost converter. ..... 17
Figure 2.9 Topology of switched capacitor converter. ..... 17
Figure 2.10 Cascaded $m$ stages switched capacitor converter. ..... 18
Figure 2.11 Topology of the voltage lift circuit ..... 19
Figure 2.12 Topologies of voltage multiplier: (a) half-wave voltage doubler; (b) full- wave voltage doubler; (c) half-wave voltage multiplier extendable topology ..... 20
Figure 2.13 Topology of the switched inductor converter ..... 21
Figure 2.14 Topology of the active network converter. ..... 21
Figure 2.15 Typical isolated boost converters: (a) fly-back converter; (b) push-pull converter; (c) FB converter; (d) HB converter ..... 23
Figure 2.16 Auxiliary circuits for isolated boost converter: (a) RCD circuit; (b) active clamp circuit ..... 25
Figure 2.17 Topology of coupled inductor converter ..... 25
Figure 2.18 Topology of coupled inductor converter with two output capacitors ..... 26
Figure 2.19 Configuration of MMCs ..... 27
Figure 2.20 Topologies of SMs in MMCs: (a) FB circuit; (b) HB circuit. ..... 27
Figure 2.21 Classification of boost converters by voltage conversion ratio ..... 29
Figure 2.22 Voltage control system: (a) voltage control circuit; (b) key waveforms. 30
Figure 2.23 Current control system: (a) current control circuit; (b) key waveforms. 3
Figure 2.24 Typical hard-switching voltage-current waveform of power switches. ..... 33
Figure 2.25 Typical soft-switching voltage-current waveform of power switches. .. 34 Figure 2.26 ZVS structure: (a) resonant circuit configuration; (b) LC resonant tank; (c) LLC resonant tank; (D) LCC resonant tank; (E) CLLC resonant tank. ..................... 35

Figure 2.27 Installation of the ZCS quasi-resonant cell: (a) connection to the DC output;
(b) connection to the DC input................................................................................. 36

Figure 2.28 Active resonant tank circuit. ................................................................. 36
Figure 3.1 HVDC configurations for wind power transmission: (a) DC-based connection with two-stage hybrid conversion; (b) DC-based connection with two-stage DC/DC conversion; (c) DC-based connection with the proposed modular converter.

Figure 3.2 Topology of the basic cell on CFPP converter. ....................................... 43
Figure 3.3 Operating waveforms of the basic cell. ................................................... 44
Figure $3.42 \times 2$ topology of the isolated high voltage gain DC/DC converter with basic
cells. .................................................................................................................... 45
Figure $3.52 \times 2$ topology with different interleaved strategies: (a) column interleaved mode 1; (b) column interleaved mode 2; (c) series interleaved mode 1 ; (d) series interleaved mode 2
Figure 3.6 Topology of the proposed converter with three input-ports: (a) primary circuits with three power sources; (b) secondary circuits collecting power and delivering it to load.48
Figure 3.7 Auto-balanced currents of cells in the same column with column interleaved working strategy: (a) column interleaved working mode 1; (b) column interleaved working mode 2 . ..... 50
Figure 3.8 Control scheme of the $s \times p$ topology ..... 51
Figure 3.9 Fault tolerance with redundancy ..... 52
Figure 3.10 Fault tolerance when diode $D_{11}$ is short-circuited: (a) working mode 1; (b) working mode 2 . ..... 53
Figure 3.11 Fault tolerance when diode $D_{11}$ is open-circuited: (a) working mode 1; (b) working mode 2 . ..... 54Figure 3.12 Steady state waveforms for cells and diode: (a) voltage/current of basiccells; (b) voltage/current of diodes.55
Figure 3.13 Waveforms of cells when Groups 1~3 have different output power. ..... 56Figure 3.14 Voltages of diodes in each Group when Groups 1~3 have different outputpower: (a) voltages of diodes in Group 1; (b) voltages of diodes in Group 2............ 56Figure 3.15 ZVS of main switches and clamping switches.57
Figure 3.16 Fault tolerance operation: (a) with redundancy; (b) SCF of $D_{11}$; (c) OCF of $D_{11}$ ..... 58
Figure 4.1 Main configurations for integrating ES system and HVDC system: (a) dual-
converter architecture; (b) dual-inverter architecture; (c) multi-port converter architecture ..... 63
Figure 4.2 Topology of the basic cell ..... 66
Figure 4.3 Equivalent circuits of operation modes with PV source: (a) Mode $1\left(t_{0}-t_{1}\right)$;
(b) Mode $2\left(t_{1}-t_{2}\right)$; (c) Mode $3\left(t_{2}-t_{3}\right)$; (d) Mode $4\left(t_{3}-t_{4}\right)$; (e) Mode $5\left(t_{4}-t_{5}\right)$; (f) Mode 6 ( $t_{5}-t_{6}$ ). ..... 68
Figure 4.4 Operating waveforms of the basic cell with PV source. ..... 69
Figure 4.5 Equivalent circuits of operation modes without PV source: (a) Mode 1 ( $t_{0}-$
$t_{1}$ ); (b) Mode 2 ( $t_{1}-t_{2}$ ); (c) Mode 3 ( $t_{2}-t_{3}$ ); (d) Mode 4 ( $t_{3}-t_{4}$ ); (e) Mode 5 ( $t_{4}-t_{5}$ ). ..... 72
Figure 4.6 Operating waveform of the basic cell ..... 73
Figure 4.7 Topology of the proposed converter with $s$ rows and $p$ columns: (a) primary circuits with ES system; (b) secondary circuits connecting ..... 75
Figure 4.8 Equivalent secondary circuits of the $s \times p$ topology in the column interleaved strategy: (a) column interleaved mode 1 ; (b) column interleaved mode 2 ..... 76
Figure 4.9 Control scheme of the $s \times p$ topology ..... 78
Figure 4.10 Fault tolerance with redundancy ..... 79
Figure 4.11 Fault tolerance when diode $D_{11}$ is short-circuited: (a) working mode 1; (b) working mode 2 . ..... 80
Figure 4.12 Fault tolerance when diode $D_{11}$ is open-circuited: (a) working mode 1 ; (b) working mode 2 . ..... 81
Figure 4.13 Addition of thyristors to protect secondary diodes under DC fault ..... 82
Figure 4.14 Steady-state waveforms with PV source: (a) voltage/current of basic cells; (b) voltage/current of diodes ..... 83
Figure 4.15 Steady-state waveforms of voltage/current of basic cells without PV source ..... 83
Figure 4.16 ZVS of switches in the primary circuit. ..... 84
Figure 4.17 ZVS of switches in the battery side circuit: (a) battery is charged; (b) battery is discharged ..... 85
Figure 4.18 Fault tolerance operation with redundancy ..... 86
Figure 4.19 Fault tolerance operation without redundancy; (a) without redundancy for
$D_{11}$ short-circuit; (b) without redundancy for $D_{11}$ open-circuit. ..... 87
Figure 5.1 Equivalent topology of the proposed LED driver. ..... 90
Figure 5.2 Key waveforms of the proposed LED driver. ..... 91
Figure 5.3 Operation Modes 1-8 of the proposed LED driver: (a) Mode 1 [ $\left.t_{0}-t_{1}\right]$; (b)
Mode 2 [ $\left.t_{1}-t_{2}\right]$; (c) Mode 3 [ $\left.t_{2}-t_{3}\right]$; (d) Mode 4 [ $\left.t_{3}-t_{4}\right]$; (e) Mode 5 [ $\left.t_{4}-t_{5}\right]$; (f) Mode 6 [ $t_{5}$ - $\left.t_{6}\right]$; (g) Mode 7 [ $\left.t_{6}-t_{7}\right]$; (h) Mode 8 [ $\left.t_{7}-t_{8}\right]$. ..... 93
Figure 5.4 Control systems: (a) control system schematic; (b) control signals for three switches. ..... 99
Figure 5.5 ZVS turn on of three switches in simulation. ..... 100
Figure 5.6 Expandable topology ..... 101
Figure 5.7 Prototype of the proposed LED driver ..... 104
Figure 5.8 Currents and voltages of transformers $T_{1} \sim T_{2}$ ..... 106
Figure 5.9 ZVS operation of the three MOSFET switches: (a) $S_{0}$; (b) $S_{1}$; (c) $S_{2}$. ..... 107
Figure 5.10 Power efficiency curve of the proposed LED driver. ..... 109
Figure 6.1 The schematic of converters with multiple outputs: (a) conventional method;(b) SIMO converter.112
Figure 6.2 The proposed SIDO converter: (a) the topology; (b) the equivalent circuit. ..... 115
Figure 6.3 Some key waveforms of the proposed converter. ..... 116
Figure 6.4 The equivalent circuits of the proposed converter in different operation
modes: (a) Mode 1 [ $\left.t_{0}-t_{1}\right]$; (b) Mode 2 [ $\left.t_{1}-t_{2}\right]$; (c) Mode 3 [ $\left.t_{2}-t_{3}\right]$; (d) Mode 4 [ $\left.t_{3}-t_{4}\right]$; (e)
Mode 5 [ $\left.t_{4}-t_{5}\right]$; (f) Mode $6\left[t_{5}-t_{6}\right]$; (g) Mode 7 [ $\left.t_{6}-t_{7}\right]$; (h) Mode $8\left[t_{7}-t_{8}\right]$. ..... 118
Figure 6.5 Topology of two SISO converters ..... 122
Figure 6.6 ZVS operation of switch $S_{3}$. ..... 123
Figure 6.7 Control system: (a) scheme; (b) drive signals generation. ..... 125
Figure 6.8 Photograph of SIDO circuit prototype ..... 126
Figure 6.9 Voltages and currents of two outputs. ..... 128
Figure 6.10 Experimental waveforms of drive signals $v_{g s 1} \sim v_{g s 3}$, the inductor current $i_{L 1}$, the primary side current $i_{p}$, and the leakage inductance current $i_{L k}$ ..... 128
Figure 6.11 ZVS operation of switches: (a) $S_{1}$; (b) $S_{2}$; (c) $S_{3}$ ..... 130
Figure 6.12 Voltages and currents of diodes $D_{1} \sim D_{4}$. ..... 131
Figure 6.13 Dynamic response with load variation from $100 \%$ to $50 \%$ ..... 131
Figure 6.14 Measured efficiency as a function of output current $I_{o 1}$ and $I_{o 2}$. ..... 132

## List of Tables

Table 1.1 Prices of HVAC and HVDC systems for 300 MW offshore wind farm [7]. 2
Table 3.1 Initial values of simulation ..... 55
Table 3.2 Comparison of the proposed and other converters applied in HVDC transmission. ..... 59
Table 4.1 Simulation parameters ..... 82
Table 5.1 Experiment parameters. ..... 105
Table 5.2 Comparison of the proposed and other LED drivers ..... 110
Table 6.1 Parameter Specifications ..... 127
Table 6.2 Cross regulation performance. ..... 132
Table 6.3 Comparison of the proposed and other SIDO converters. ..... 134

## Abbreviation

| BMS: battery management system | MOSFET: metal-oxide- |
| :--- | :--- |
| CBC: current balancing circuit | semiconductor field-effect transistor |
| CFPP: current-fed push-pull | PI: proportional integral |
| DAB: dual-active-bridge | PV: photovoltaic |
| ES: energy storage | RMS: root-mean-square |
| FB: full-bridge | SCC: switched capacitor converter |
| HB: half-bridge | SIDO: single-input dual-output |
| HVAC: high voltage alternating | SIMO: single-input multi-output |
| current | SM: submodule |
| HVDC: high voltage direct current |  |
| IGBT: insulated-gate bipolar | ZCS: zero-current-switching |
| transistor | Zero-voltage-switching |
| LED: light-emitting-diode | PMC: modular multilevel converter |

## Chapter 1. BACKGROUND

During the last decades, power DC/DC converters have been attracted considerable interest in academia and industry due to the extensive improvement of power electronics. Currently, DC/DC converters play an essential part in the power conversion systems over the full range from low power applications like light-emitting-diode (LED) drivers to high power applications as high voltage direct current (HVDC) transmission systems. Although power DC/DC converters have been established and studied over a long time, there are still a lot of difficulties existing, and related work is yet developing in depth and width. This thesis concentrates on the $\mathrm{DC} / \mathrm{DC}$ converter topology design to improve the performance, including voltage conversion ratio, power efficiency, reliability, and cost.

### 1.1 High Step-up DC/DC Converter Applications

### 1.1.1 HVDC Transmission

With the dramatical increment of the world's population and economy, the energy demand also experiences a remarkable growth. According to the British Petroleum Energy Outlook, the global energy consumption in 2035 is forecast to increase by $44 \%$ with comparison to that in 2016 [1]. According to the statistics, the commonly used non-renewable energy sources such as oil, natural gas and coal will be depleted in the next few decades to around a century based on the proven fossil energy reserves and the mining speed, where coal could last about 110 years as the final choice for people [2]. Therefore, it is imperative to utilise the renewable energies, and the offshore wind farms, as well as large-scale solar plants, are dominant solutions due to the advantages as environmentally friendly, free, and relatively constant [3, 4]. To utilise these renewable energy sources (RESs), generators such as wind turbines and PV panels first convert renewable energy to electric energy, and then, transmission systems are required to delivery generated electric power to urban areas. Compared with traditional high voltage alternating current (HVAC) transmission, the HVDC transmission is preferred for power transmission systems with large-scale, long-distance such as offshore wind farms and solar plants since both of them are located in the remote area from cities, i.e. the electric energy consumption centres.

As the quality of semiconductor components has been improved in recent years, HVDC transmission becomes popular and viable for bulk power transmission over a long distance due to economical and effective advantages [5, 6]. Fig 1.1 depicts the station cost trend of each transmission method with the increase of the transmission distances, and HVDC is an economical choice for the project when the transmission distance is over $40 \sim 60 \mathrm{~km}$ submarine cable and $500 \sim 800 \mathrm{~km}$ overhead line [7-9]. Additionally, the prices of HVAC and HVDC transmission systems for a 300 MW offshore wind farm are listed in Table 1.1 [10]. Due to the high cost of semiconductor components, the implementation cost of an HVDC substation is more expensive than that of an HVAC substation in the case of short transmission distance.


Figure 1.1 Distance versus cost for HVAC and HVDC cables [8-10].
Table 1.1 Prices of HVAC and HVDC systems for 300 MW offshore wind farm [7].

| Item | HVAC | HVDC |
| :---: | :---: | :---: |
| Substation $(\mathrm{M} €)$ | 10 | 45 |
| Cable $(\mathrm{k} € / \mathrm{km})$ | 1500 | 600 |
| Cable installation $(\mathrm{k} € / \mathrm{km})$ | 340 | 215 |
| Offshore substation $(\mathrm{M} €)$ | 13 | 24 |
| Onshore land use $(\mathrm{k} €)$ | 50 | 125 |

Besides the economical aspect, HVDC transmission also have the other advantages as following [11-15]:

- AC transmission line has series inductance and capacitance. Line power capability of a specific operation voltage is limited by steady-sated stability. Hence, the power capability is reduced with the increasing of line length. On
the contrary, DC transmission has no reactance and no stability problem so that no transmission distance limitation.
- AC tends to flow through the skin of line, which increases resistance and hence the power loss.
- Corona loss, noise, and radio interference are less in HVDC transmission systems.
- A DC circuit only requires two DC cables, which are fewer than that of conventional AC transmission systems, where at least three cables are contained. Therefore, the towers for DC transmission cables are narrower, simpler, and cheaper than those of AC cables.

To realise HVDC transmission systems, high voltage gain DC/DC converters play a vital role to convert a low voltage level from generators to the high line voltage level of HVDC transmission as illustrated in Fig. 1.2. For example, a DC/DC converter with high voltage step-up ratio as $400 \times$ is installed to convert the relatively low voltage level as 800 V generated from offshore wind turbines to the ultra-high voltage $\pm 320 \mathrm{kV}$ in DolWin offshore wind HVDC link [16].


Figure 1.2 DC-based HVDC configurations for wind power transmission.

### 1.1.2 LED Driver

LED has enormous potential in replacing conventional lamps in residential, automotive, decorative and medical applications due to its advantages such as high power density, high luminous efficiency, long lifespan, mercury-free and quick response $[17,18]$. For the high illuminance application scenarios, numerous LEDs are
placed. When LEDs are in series connection, the high output voltage level is required. For parallel-connected ones, regulating the current through different LED strings requires the current balancing technology because of the LEDs' current-voltage characteristic and the negative temperature coefficient [19]. For LED applications powered by 24 V batteries or PV panels, a boost voltage level around 300 V is required for 100 W LED strings. Therefore, converters with high voltage conversion ratio are critical for LED drivers.

### 1.1.3 EV

According to the group of MPs in the UK, Britain will ban all sales of new petrol and diesel cars by 2030 to tackle air pollution, posing a significant risk to public health [20]. Additionally, automotive companies such as BWM, Mercedes-Benz, Ford, and BYD have focused on electric vehicles (EV), hybrid electric vehicles (HEV), and fuel cells vehicles to meet vehicle market demand. However, the design of power DC/DC converters with high efficiency, low cost, and small volume is still a technical challenge. Fig 1.3 presents a typical fuel cell vehicle drive system. High step-up DC/DC converters are the necessary part to boost the low fuel cell voltage to power the electric motors. Normally, the low voltage level from the fuel cell is boosted up to $200 \sim 400 \mathrm{~V}$, which is also compatible with the battery pack [21]. Then, the inverter is installed to drive the electric motor.


Figure 1.3 HEV drive train.

### 1.2 Operating Characteristics of High Voltage Step-up Converters

In this section, some desired advantages of high voltage step-up DC/DC converters are briefly introduced.

### 1.2.1 High Voltage Boost Ratio

High voltage step-up converters are installed in applications like HVDC transmission systems and power conversion systems powered by sources as single PV panel, fuel cells, super capacitors, and batteries. Compared with the output voltage level, the relatively low input voltage is required to be boosted up to 5~400 times.

### 1.2.2 High Power Efficiency

A high input current would be caused due to the low input voltage and high voltage step-up conversion ratios, which leads to a high conduction loss. For a specific topology, the components choice, transformer design, and printed circuit board (PCB) layout design could improve power efficiency by reducing conduction loss. Additionally, reducing the switching loss and conduction loss of active switches is also necessary to further increase the power efficiency. The soft-switching technology can minimize switching loss. Switches with low rated voltage have a low on-state resistance, which does the favour of reducing conduction loss.

### 1.2.3 Low Current/Voltage Ripple

The commutation within power converters will cause a fluctuation of output current and voltage, and a large current/voltage ripple is the detriment of power consumption devices. For example, the on/off state change of active switches would induce a triangular waveform of the filter inductor current. Then, the DC component flows through the load, and the AC part flows through the output capacitor, which produces an output voltage ripple.

### 1.2.4 Fast Response

For open loop controlled DC/DC converters, load variation or other external disturbances would cause output voltage errors. In closed loop controlled DC/DC converters, the duty cycle of switches is controlled according to the transient output voltages to maintain the normal operation and avoid output voltage error. A
compensation scheme such as PI compensation is required for closed loop control, and ensure the output voltage could be recovered to rated value quickly after interference has occurred to prevent devices from hazards.

### 1.3 Aims and Objectives

Theoretically, conventional boost converters can achieve high voltage step-up ratio when the power switch operates with extreme duty cycles, which will penalize the power efficiency, and the conversion ratio is limited due to the existing turn on/off time. Additionally, the switch in the conventional boost converter has high voltage stress. Then, high voltage rated components have a large on-state resistance, which results in a high conduction loss. One of the main converter design challenges is to obtain high boost ratios while avoiding extreme duty cycles operation condition. Besides that, improving performance, including high power efficiency, reliability, and low cost are also the motivations of this thesis.

The main objectives are as following:

- To propose matrix-configuration-based multi-module $\mathrm{DC} / \mathrm{DC}$ converters applied in high power applications as HVDC transmission systems, which can achieve high voltage conversion ratios and low voltage and current ratings of components. The proposed converters should meet the requirements as high voltage conversion ratio, soft-switching, and high fault tolerance capability.
- To propose a novel LED driver that can delivery low voltage power from the battery or single PV panel to high illuminance LED applications with high efficiency. The cost of the energy conversion system should be low.
- To develop a single-input dual-output (SIDO) converter for EVs which can alleviate the cross regulation problems existing in all multi-output converters. The output voltage should be maintained even with the load variation of the other output ports. Additionally, the desired advantages as high voltage conversion ratio, high power efficiency and low cost are still required.


### 1.4 Thesis Outline

Based on the analysis of the current high voltage gain DC/DC converters, this thesis presents four novel high voltage gain DC/DC converters and the detailed analysis of their operation principles and the applications. The thesis is organized as follows.

In Chapter 2, the typical topologies of boost converters are discussed and analysed with the corresponding advantages and disadvantages. Additionally, relevant design considerations are presented.

Chapter 3 introduces an innovative multi-module converter applied in HVDC transmission for offshore wind farms. The design of the submodule (SM) and multimodule converter are shown. The current-fed push-pull (CFPP) SM could achieve softswitching operation of all switches. With multiple modules connected in a scalable matrix configuration, the multi-module converter can achieve ultra-high voltage stepup ratio, high power level, and low voltage/current rating of components simultaneously.

Chapter 4 presents another multi-module converter with the three-port converter (TPC) as SMs. The TPC can integrate energy storage (ES) systems and HVDC systems to compensate for the generation fluctuations of RESs. The TPC SM and the multimodule converter are analysed in detail, and the design of the TPC and multi-module converter is verified by simulation results.

In Chapter 5, a stacked switched capacitor converter is designed as the LED driver for high illuminance ( 100 W ) applications. Compared with using two switched capacitor converters, the proposed one uses one less switch to obtain similar performance. Additionally, the soft-switching operation of switches and the passive current balancing circuit (CBC) improve the power efficiency of the driver. Besides that, the passive CBC could auto-balance currents through different LED strings. Furthermore, a prototype is built to verify the operation and efficiency of the design.

Chapter 6 presents a novel SIDO converter consisting of three active switches that can alleviate the cross regulation problems of multi-output converters. Thanks to the independent power flow and two control variables, the cross-regulation performance is improved. Additionally, all switches can achieve soft-switching operation, which contributes to a significant switching loss reduction. Owing to the voltage multiplier
circuit, a high voltage boost conversion ratio is realised with relatively low voltage stress of switches. A prototype is built to verify the theoretical analysis and measure the power efficiency.

Chapter 7 draws the conclusion and future work.

## Chapter 2. High Voltage gain DC/DC Converters

## Techniques-A Literature Review

### 2.1 Introduction

In recent years, high voltage gain $\mathrm{DC} / \mathrm{DC}$ converters have been extensively researched since the breakthrough of semiconductor in the 1950s [22]. The high voltage gain $\mathrm{DC} / \mathrm{DC}$ converters are widely used in the power conversion systems for HVDC transmission and applications with relatively low input voltages. Although conventional boost converters can step up voltage level, there are some disadvantages such as extreme duty ratio and high voltage stress of switches. With the duty cycle approaching unity or zero, the power converter cannot maintain a constant output voltage with load variations and external disturbances.

This section introduces various techniques for extending voltage step-up conversion ratios. The transformer-based DC/DC converters can obtain high voltage conversion ratios by increasing the turns ratios of secondary over primary windings. However, a large turns ratio leads to significant leakage inductance, which will cause a high voltage spike on electronic components. Additionally, high rated switches with considerable on-state resistance are required due to large voltage spikes, resulting in high conduction loss. The other methods to boost output voltage are realised by using passive components such as capacitors and inductors. Energy is first transferred from input sources to the passive components, and the voltage of these passive components are increased. In the next operation stage, the passive components are series-connected to input sources and release their stored energy. Then, a boost output voltage is obtained, which equals to the sum of the voltage of passive components and the input voltage. Additionally, there are several methods to enlarge voltage gains by installing multiple converters. For example, the output port of the previous boost converter could be connected to the input port of the next following boost converter to enhance the voltage gain. Moreover, the parallel-input series-output structure could also further increase the voltage step-up conversion ratio.

In this chapter, several classification plans of converters are discussed based on their topologies, operation principles, and applications. Then, some typical DC/DC converters with high voltage conversion ratios are discussed. Additionally, a brief review of corresponding knowledge like control method, switching strategy, and failure mechanism of semiconductor components are presented.

### 2.2 Categories of Voltage Boost DC/DC Converters

As shown in Fig 2.1, converters could be catalogued according to the topologies, operation principles, performance, and applications. All converters could be classified into two types, including non-isolated converters and isolated converters based on whether they use transformers. Besides, according to their operation principles and performance, converters also could be catalogued as voltage-fed/current-fed converters and hard-switching/soft-switching converters. Furthermore, unidirectional and bidirectional converters are classified depending on whether there is bi-directional power flow through converters.


Figure 2.1 Categories of voltage boost DC/DC converters.

### 2.2.1 Isolated/Non-isolated Converters

Based on whether there is galvanic isolation provided by transformers, DC/DC converters can be catalogued into isolated and non-isolated converters whose schematics are shown in Fig 2.2. From the figures, the input power could be voltagefed or current-fed. Additionally, output side loads could be devices or inverters in gridtied systems. Active switches like metal-oxide-semiconductor field-effect transistors (MOSFETs) and insulated-gate bipolar transistors (IGBTs) are installed in the switching converter modules with other passive components such as inductor, capacitors, and diodes.


Figure 2.2 Schematic of non-isolated and isolated converters: (a) non-isolated; (b) isolated.

Isolated $\mathrm{DC} / \mathrm{DC}$ converters with high efficiency transformers are a dominant technique for galvanic isolation and impedance matching between the input source and output load. Additionally, galvanic isolation is critical to avoid fatal safety hazards [23-25]. For isolated converters, the switching converter module firstly converts the DC input power into AC , and then the AC power is transferred from the primary side of the transformer to the secondary side by electromagnetic fields to realise isolation. Generally, the rectifier is required to convert AC to DC to supply power to load. Besides the voltage conversion ratio based on duty-cycles of active switches, the turns ratio of transformers can further boost the output voltage to a higher level [26, 27]. However, a significant turns ratio leads to large leakage inductance, which will cause a high voltage spike on electronic components. Moreover, the installation of transformers would lead to a large volume, weight, and increased power loss.

The non-isolated converters have advantages such as low cost, high efficiency, and high power density due to the simple design, straightforward control, and free of transformers [28-30]. The typical switching converter module adopts topologies as switched capacitors or switched inductors to achieve high output voltages [31-37].

Moreover, the volume and weight of passive components as inductors and capacitors are inversely proportional to the operation frequency. Hence, the size of non-isolated converters could be further decreased by increasing the operation frequency, where the typical operating frequency is from tens of kilohertz ( kHz ) to hundreds of kHz . However, non-isolated converters have a significant heat loss and low reliability in high power applications because of the magnetic saturation of inductors [38].

In summary, the isolated $\mathrm{DC} / \mathrm{DC}$ converters are preferred for applications demanding galvanic isolation between the input source and output load due to safety reasons; the non-isolated converters are dominant in applications whose volume and weight are primary concerns.

### 2.2.2 Unidirectional/Bidirectional Converters

For unidirectional converters, the power is transferred from the input to the output. Bidirectional converters can transfer power in both directions, which are widely used in systems with batteries such as EVs, smartphones, and so on. Generally, bidirectional DC/DC converters are derived from typical unidirectional converters by installing extra active switches as shown in Fig 2.3. For example, in Fig 2.3(a), the bidirectional power converter is derived by using an external switch $Q_{2}$ to replace the diode $D_{o}$ in the conventional boost converter. Similarly, the bidirectional Ćuk converter is realised as illustrated in Fig 2.3(b).


Figure 2.3 Derivation of bidirectional converters: (a) boost converter; (b) Ćuk converter.

### 2.3 Topology Review of Typical High Voltage Step-Up Converters

In this part, a brief review about the typical topologies of boost converters is presented. For non-isolated converters, switched capacitors, switched inductors and coupled inductors could enlarge the voltage boost ratios. Majority of isolated converters are achieved by combining transformers and non-isolated converters. Then, the turns ratios of transformers could provide high voltage conversion ratios.

### 2.3.1 Conventional Boost Converter

The conventional non-isolated boost converter is illustrated in Fig 2.4. The inductor is marked in red; capacitor is marked in blue; semiconductor components such as MOSEFTs and diodes are in purple. The voltage gain is calculated as the following equation:

$$
\begin{equation*}
G=\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{1}{1-D} \tag{2.1}
\end{equation*}
$$



Figure 2.4 Topology of the conventional non-isolated converter.
The on/off state of switches is changed periodically, which is controlled by PWM signals. The switching frequency is defined as $f_{s}$, and the duty cycle $D$ represents the ratio of the on-time $t_{o n}$ over the switching period $t_{s w}$. Based on the equation, the higher output voltage could be obtained by increasing the duty cycle $D$ of the active switch $Q$. When the switch $Q$ is on, the diode $D_{o}$ is revers biased, and the input source charges the inductor $L$. When the switch is off, power is transferred from input source and the inductor to the output load. The output voltage is boosted since the inductor is represented as an equivalent voltage source due to the instantaneous voltage.

Conventional non-isolated boost converters are the simplest topology for voltage step-up conversion. Since the converter is controlled by PWM signals, a high voltage step-up conversion ratio can be obtained by an extreme duty cycle of the switch $Q$. Unfortunately, the turn-on and turn-off of semiconductor components take a certain time so that a large duty cycle degrades the reliability and dynamic operation [39]. For example, with the duty cycle approaching unity or zero, the power converter cannot maintain a constant output voltage with load variations and external disturbances. Moreover, output diodes would suffer a large current ripple due to the short off-time of the switch leading to the increased reverse recovery loss and electromagnetic interface (EMI) [40, 41]. Furthermore, the conduction loss and switching loss of the switch are large because of the high current ripples on the inductor and switch when the switch are turned off.

### 2.3.2 Cascaded Converters

As shown in Fig 2.5, due to the voltage gain limitation of traditional boost converters, multiple converters are in series connection as the cascade configuration to reach a higher output voltage [42-44].


Figure 2.5 Configuration of cascaded DC/DC converter.
The output port of the previous boost converter is connected to the input port of the next following boost converter. Hence, the voltage step-up conversion ratio of the cascaded converter is increased to the product of the voltage gain of each boost converters. For example, the voltage gain of the cascaded connection of two boost stages shown in Fig 2.6 can be calculated according to the following equation.

$$
\begin{align*}
G & =\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{V_{\text {Cf1 }}}{V_{\text {in }}} \cdot \frac{V_{\text {out }}}{V_{\text {Cf1 }}}=G_{1} \cdot G_{2}  \tag{2.2}\\
& =\frac{1}{\left(1-D_{1}\right)} \cdot \frac{1}{\left(1-D_{2}\right)}
\end{align*}
$$

Therefore, a high voltage conversion ratio could be achieved without the unity duty cycle. Compared with a single conventional non-isolated boost converter, the voltage stress of the switch $Q_{1}$ and diode $D_{o 1}$ in the first stage converter is reduced, which leads to a low switching loss and conduction loss of switch $Q_{1}$ as well as better reverse recovery performance of diode $D_{o 1}$. For the second conversion stage, the input current is reduced due to the intermediated voltage of capacitor $C_{f 1}$, while the voltage stress of semiconductor components in the second conversion stage equals to the output voltage, which is the same as that in the single conventional non-isolated boost converter. The main disadvantage of the cascaded structure is that the complex control of two switches. Additionally, two closed-loop control circuits are required for the cascade converter to ensure stable operation, which increases the cost.


Figure 2.6 Cascade converter with two stages boost converters.

### 2.3.3 Quadratic Boost Converter

The quadratic boost converter as illustrated in Fig 2.7 using only one switch to achieve a high voltage conversion ratio is proposed to reduce the control complexity and increase the stability of the cascaded connection of two boost converters [45-48]. The switch $Q_{1}$ is replaced by the diode $D_{1}$ so that the switch count and the number of closed feedback control loop are reduced. The quadratic boost converter operates as the cascaded converter shown in Fig 2.6, and the following equation shows the voltage gain.

$$
\begin{equation*}
G=\frac{1}{(1-D)^{2}} \tag{2.3}
\end{equation*}
$$

Similar to the cascaded converters, the quadratic boost converter can obtain high voltage gain without extreme duty cycle of switches. The main drawback is that energy
is converted twice, which affects the overall efficiency. Additionally, the switch $Q$ and diode $D_{02}$ have high voltage stress and current stress so that the high rated components are required which causes increased conduction loss.


Figure 2.7 Quadratic boost converter.

### 2.3.4 Three Level Boost Converter

Fig 2.8 presents the three level boost converter, where the voltage stress of active switches equals to half of the output voltage [49-51]. Therefore, components with low on-state resistance could be installed so that the conduction loss is reduced. Additionally, there are also other advantages, such as the reduced switching loss of active switches and suppressed electromagnetic interference (EMI) noise. However, the three level boost converter has the same low voltage gain as that of conventional non-isolated boost converter shown in the below equation.

$$
\begin{equation*}
G=\frac{1}{1-D} \tag{2.4}
\end{equation*}
$$

Where switches $Q_{1}$ and $Q_{2}$ have an identical control signal but are shifted by 180 degrees.

Therefore, the main drawback of the three level boost converter is that it can only obtain high voltage gain under extreme duty cycle, and the voltage gain is limited. Furthermore, the inductor current ripple is significant in high power applications.


Figure 2.8 Three level boost converter.

### 2.3.5 Switched Capacitor Converters

The basic topology of switched capacitor converters is depicted in Fig 2.9, whose operation principle only involves electric energy transfer [52]. When switches $Q_{1}$ and $Q_{2}$ are on, and $Q_{3}$ is off, the voltage of the switched capacitor is increased to $V_{i n}$. When $Q_{3}$ is on, and $Q_{1}$ as well as $Q_{2}$ are off, the capacitor $C$ is series connected with the voltage source $V_{\text {in }}$ to deliver power to the load. Hence, the high output voltage as the double value of the input voltage is achieved. With $m$ switched capacitors charged in parallel and discharged in series as depicted in Fig 2.10, the voltage gain could reach $m+1$ times the input voltage.


Figure 2.9 Topology of switched capacitor converter.


Figure 2.10 Cascaded $m$ stages switched capacitor converter.
Without magnetic components, switched capacitor converters are famous for integrated circuit design due to their high power density [53-55]. However, a high voltage conversion ratio requires a large number of switched capacitor cells, and the voltage gain is always integer times of the input voltage. The cost and design complexity are high when a large amount of switched capacitor cells are applied. Additionally, there is a large current ripple of components because of the elimination of magnetic components. Hence, power quality and efficiency are low.

In [31-33], the switched capacitor cell is integrated into the boost converter, which is also called as the voltage lift circuit. The output voltage can be regulated by the duty cycles of switches to obtain a wide range of voltage conversion ratios. As depicted in Fig 2.11, the voltage lift cell is integrated with the conventional boost converter to increase the voltage gain. The capacitor $C_{1}$ is charged by the power source $V_{\text {in }}$ and the inductor $L_{b}$ when the switch $Q$ is on. Then, when the switch is off, $C_{1}$ is in series connection with $V_{i n}$ and $L_{b}$ to provide a high output voltage. Additionally, thanks to the inductor $L_{b}$, components would have a reduced current ripple. The main disadvantage is that the static voltage gain is still related to the number of voltage lift cells so that the high voltage step-up ratio is obtained with a large number of components. Additionally, the voltage stress of the switch is the difference value between the output voltage and the input voltage.


Figure 2.11 Topology of the voltage lift circuit.

### 2.3.6 Voltage Multiplier Circuits

Voltage multiplier circuits only contain capacitors and diodes as shown in Fig 2.12 that can convert AC power to DC power with a relatively high voltage level [56, 57]. The voltage multiplier circuits have the advantages as low design complexity and cost because of the simple structure and all passive components.

(a)

(b)

(c)

Figure 2.12 Topologies of voltage multiplier: (a) half-wave voltage doubler; (b) fullwave voltage doubler; (c) half-wave voltage multiplier extendable topology.

In the half-wave voltage doubler as shown in Fig 2.12 (a), the capacitor $C_{1}$ is charged through diode $D_{1}$ in the negative period, and the voltage of $C_{1}$ equals to the input voltage; then, the power from input source and $C_{1}$ is transferred to $C_{2}$ through diode $D_{2}$ when the voltage of transformer is positive. Hence, the voltage of $C_{2}$ and the output voltage are twice the input voltage. For the full-wave voltage doubler as depicted in Fig 2.12 (b), the voltages of capacitors $C_{1}$ and $C_{2}$ are charged to the input voltage during the positive and negative periods respectively. Hence, the output voltage is twice the input voltage since $C_{1}$ and $C_{2}$ are series connected. Fig 2.12 (c) shows the extension topology of the half-wave voltage multiplier circuit.

### 2.3.7 Switched Inductor Converters

With the similar operation principles of switched capacitor converters, switched inductor converters utilise the series connection of charged inductors and the voltage source to obtain a high output voltage [32, 36, 37, 58, 59]. As depicted in Fig 2.13, when switch $Q$ is conducted, inductors $L_{1}$ and $L_{2}$ are charged through diodes $D_{1}, D_{2}$. After the switch is turned off, power is transferred from the input source together with both inductors $L_{1}$ and $L_{2}$ to the load through diode $D_{3}$. Hence, the value of the output voltage equals the sum of the input voltage and the voltage of either $L_{1}$ or $L_{2}$, where voltages of inductors $L_{1}$ and $L_{2}$ have the same value. However, the power efficiency is deteriorated because the voltage stress of switch $Q$ is high, which equals the output voltage [32].


Figure 2.13 Topology of the switched inductor converter.
Fig 2.14 shows a two-switched-inductor-based boost DC/DC converter, which is also called as the active network converter. The active network converter is derived from switched inductor cell shown in Fig 2.13 by eliminating the diode $D_{3}$, and replacing the diodes $D_{1} \sim D_{2}$ by active switches $Q_{1} \sim Q_{2}$. When the two switches are conducted, the power is transferred into the inductors $L_{1}$ and $L_{2}$. When the switches are off, the power is transferred from the input and switched inductors to the output through diode $D_{o}$. Both switches have the same duty cycle.


Figure 2.14 Topology of the active network converter.
Similar to the switched capacitor converter, the energy stored in inductors has an approximate magnitude of the input voltage. Therefore, the voltage gain of switched inductor converters is limited and cannot satisfy many applications. Although the voltage gain can be increased by replacing inductors $L_{1} \sim L_{2}$ in the active network cell by switched inductor cells, the volume, weight, and cost of the converter will be
increased significantly [60]. Additionally, when there is a characteristic difference between the two inductors, currents of the two inductors are different. Furthermore, the voltage spike of switches is high when the switched inductors are discharged in series connection. Moreover, the voltage stress of diode $D_{o}$ equals the sum of input and output voltages so that the reverse recovery loss is high.

### 2.3.8 Isolated Boost Converters

Fig 2.15 presents typical isolated converters consisting of the fly-back converter, the push-pull converter, the full-bridge (FB) and half-bridge ( HB ) converters that could achieve boost output voltage owing to the turns ratios $N_{s}: N_{p}$ of transformers [61-67]. However, a high turns ratio would cause weak coupling between the primary and secondary windings resulting in low power efficiency. Additionally, high turns ratios also cause large leakage inductance, which leads to high voltage spikes when the switch is turned off [67]. Moreover, these converters have a significant input current ripple that degrades the performance of the solar panel and battery. To reduce the current ripple, input capacitors or input inductors are required, which would increase the volume and weight of converters.



Figure 2.15 Typical isolated boost converters: (a) fly-back converter; (b) push-pull converter; (c) FB converter; (d) HB converter.

Fig 2.15 (a) presents the fly-back converter whose components count is low so does the cost. When switch $Q$ is on, the transformer is charged, and the output power is transferred from the output capacitor. Then, the power stored in the transformer is delivered to the load when the switch $Q$ is off. However, fly-back converters suffer from large current ripples, which requires a large EMI filter. Additionally, the fly-back converters have a higher power loss.

Fig 2.15 (b) depicts a push-pull converter. The drive signals for two main switches are $180^{\circ}$ phase-shifted, and their duty cycles are larger than 0.5 . When both switches $Q_{1}$ and $Q_{2}$ are closed simultaneously, the transformer is short-circuited. When there is only one closed switch, the power is delivered from the input source to the load. The voltage stress of switches is two times that of the output voltage.

The FB converter is shown in Fig 2.15 (c). Switches $Q_{1}$ and $Q_{3}$ have the same drive signal. $Q_{2}$ and $Q_{4}$ are also switched on and off at the same time. Additionally, the drive
signals for $Q_{1}$ and $Q_{2}$ have a $180^{\circ}$ phase shift, and the duty cycles of two switches are larger than 0.5 . When only switches $Q_{1}$ and $Q_{3}$ or $Q_{2}$ and $Q_{4}$ are closed, the power is delivered from the input source to the load. Compared with the push-pull converter in Fig 2.15 (b), the voltage stress of switches in FB converters is lower, which equals to the output voltage.

For HB converter illustrated in Fig 2.15 (d), the drive signals for the two switches are $180^{\circ}$ phase-shifted, and their duty cycles are larger than 0.5 . When only $Q_{1}$ is conducted, power from the input source is transferred to the capacitor $C_{2}$ and the load. Alternatively, the power from the input source is transferred to and capacitor $C_{1}$ and the load when switch $Q_{2}$ is conducted. The cost is reduced since the HB converter uses fewer active switches, while the turns ratio of the transformer is required to be twice that of the FB converter to obtain the same voltage gain.

In isolated converters, the leakage inductance of the transformer causes a high voltage spike when active switches are turned off. To reduce the voltage spike, auxiliary circuits are employed, which could recycle the energy stored in the leakage inductance. Therefore, power efficiency could be improved [68-71]. The auxiliary circuits such as the RCD snubber and the active clamp circuit are illustrated in Fig 2.16 (a) and (b) respectively.

(a)

(b)

Figure 2.16 Auxiliary circuits for isolated boost converter: (a) RCD circuit; (b) active clamp circuit.

### 2.3.9 Coupled Inductor Converters

The voltage gain of boost converters could be increased by adding coupled inductors. As illustrated in Fig 2.17, a coupled inductor is employed to realise high voltage gain, whose primary winding connects to its secondary winding. The primary winding works as the input filter inductor. The secondary winding is the voltage source in series-connection to the output load. Compared with the conventional non-isolated boost converter, a higher voltage gain can be obtained by adjusting the turns ratio of the coupled inductor. Additionally, the clamp capacitor $C_{1}$ can recycle the energy stored in the leakage inductance, which increases the conversion efficiency.


Figure 2.17 Topology of coupled inductor converter.

The topology shown in Fig 2.18 is derived by integrating the conventional nonisolated boost converter and the flyback converter, which could achieve a high voltage step-up ratio with the coupled inductor [72-74]. The coupled inductor is charged when the switch is on. After the switch is turned off, the output capacitors $C_{o 1}$ and $C_{o 2}$ are charged. The output ports of the conventional non-isolated boost converter and the flyback converter are in series-connection to enlarge the output voltage. However, in case of the voltage spikes caused by leakage inductance, installing energy regenerating techniques is necessary to clamp the voltage and improve the power efficiency, which will result in high cost and design complexity [75-77].


Figure 2.18 Topology of coupled inductor converter with two output capacitors.

### 2.3.10 Modular Multilevel Converters

Modular multilevel converters (MMCs) are prevalent in high power, high voltage applications [78, 79]. The typical topology is shown in Fig 2.19 with a stack of SMs, an input inductor, and one output LC filter. Unlike the cascade structure, the topologies of SMs in MMCs are based on the FB or HB converters, which are composed of switches and capacitors as depicted in Fig 2.20 [80, 81]. The output voltage is distributed into each SMs so that semiconductor components have a low voltage stress. With the series connection of SM, a high voltage gain is achieved.


Figure 2.19 Configuration of MMCs.


Figure 2.20 Topologies of SMs in MMCs: (a) FB circuit; (b) HB circuit.

### 2.3.11 Integrated Converters

According to the above discussion, no method could achieve high voltage step-up ratios without any drawbacks. The voltage gain of the conventional non-isolated boost converter and the three level boost converter are limited by the duty cycle of switches. Then, cascaded converters and quadratic boost converters could increase voltage gain by applying multiple cells in series connection, which uses a large number of components and leads to a complex control. The energy stored capacitors are successfully applied in switched capacitor converters and multiplier circuits to increase the output voltage; the charged inductors are installed in switched inductor converters to obtain a high voltage gain. However, the voltage gain of all these cases is increased with a significant increment of the components count. For the transformer-
based converters including isolated converters and coupled inductor converters, the high voltage gain is obtained by the high turns ratios of transformers, which leads to a large volume, high weight and high power loss. The core loss and winding loss of the transformer will reduce the power efficiency. Therefore, extensive researchers focus on the topologies integrating the capacitive method and magnetic method to design DC/DC converters with high efficiency and high voltage step-up ratios. For example, the voltage gain of converters could be extended by integrating coupled inductors and voltage multiplier circuits [82-86], coupled inductors and switched capacitors [87-90], three-state switching cells and auto transformers [91], three-state switching cells and voltage multiplier circuits [92]. With the integration, the following advantages can be obtained.

- With the integration, the voltage stress of active switches is reduced so that switches with low on-state resistance could be installed to reduce the conduction loss.
- The leakage inductance of transformers could be used to charge and discharge the parasitic capacitance of switches so that switches could achieve soft-swtiching operation without auxiliary circuits. Moreover, the leakage inductance can also reduce the current falling rate of diodes to reduce the reverse recovery loss and EMI noise.
- With a proper turns ratio, converters can achieve the desired voltage gain by an appropriate duty cycle of switches. On the other side, owing to voltage gain supplied by the switched capacitors or switched inductors, the turns ratios of transformers could be reduced so that the leakage inductance and the incurring current and voltage spikes.


### 2.4 Classification of DC/DC converters by Voltage Gain

Typical high voltage gain DC/DC converters are proposed in the last part to study their respective advantages and disadvantages. These converters can be catalogued as shown in Fig 2.21 according to whether they have an extensive voltage gain or not.


Figure 2.21 Classification of boost converters by voltage conversion ratio.
Conventional boost and Ćuk converters have a limited voltage conversion ratio. Besides that, the voltage gain ratio of three level converters is also limited. They can only achieve high voltage gain with an extreme duty cycle of switches. Wide static voltage gain converters extend their voltage step-up conversion ratio by installing multiple converter cells, switched capacitor, switched inductor, and transformers. For cascaded converters, switched capacitor/inductor converters, and MMCs, high voltage gain is achieved with a significant increment of components.

### 2.5 Converter Control Method

### 2.5.1 Voltage Control

Voltage control is one of the conventional control methods for converters [93]. As shown in Fig 2.22 (a), an error signal $D_{1}$ is generated by the error amplifier (proportional integral (PI) compensation) based on the difference between the output voltage and the reference voltage. The comparator compares the error signal $D_{1}$ and the sawtooth waveform $V_{t}$ to obtain the control signal $v_{g s 1}$ for the switch $Q_{1}$ to realise the closed-loop control.

Some main waveforms of the closed-loop control circuit are depicted in Fig 2.22 (b). In the figure, there is only one control variable. Hence, design and analysis are relatively simple. This method has a strong anti-noise capability since the sawtooth has a significant amplitude compared with the error signal. However, the transient response is slow because the PI composition has a limited control bandwidth, and the change in the error signal takes a long time [94, 95]. Additionally, the voltage control
strategy cannot detect the output current so that auxiliary circuits are required to achieve overload protection.

(a)

(b)

Figure 2.22 Voltage control system: (a) voltage control circuit; (b) key waveforms.

### 2.5.2 Current Control

Current control employs an additional current feedback loop as shown in Fig 2.23 (a) $[96,97]$. The current control can be catalogued into three types as peak current control, valley current control, and average current control according to the detected inductor current $i_{L}$. Some main waveforms of peak current control are depicted in Fig 2.23 (b). Instead of the sawtooth waveform, the inductor current $i_{L}$ is used to compare with the error signal $D_{1}$. The switch is turned off when $i_{L}$ equals to the error signal. Then, the inductor current starts to decrease until the next clock pulse to set the trigger. After that, the switch is turned on, and the inductor current starts to increase.


Figure 2.23 Current control system: (a) current control circuit; (b) key waveforms.
Current control has a better transient response performance compared with voltage control because there are two closed loops as the voltage loop and the current loop. Additionally, the current control systems have overload protection, and it can realise parallel current sharing among multiple converters [98]. However, when the duty cycle is larger than 0.5 , harmonic oscillation happens in peak current control strategy leading to low system stability [99, 100].

### 2.6 Switching Strategy

In operation, semiconductor components have three kinds of power consumption, which are the conduction loss, the switching loss, and the driving loss. The driving loss is the power cost for turning power switches on/off, which is usually neglected.

Additionally, the conduction loss is presented as long as the corresponding devices are conducted, and it is only related to the on-state resistance of the device and the on-time $t_{o n}$ of the device in one cycle. Hence, the installation of components with low on-state resistance could reduce the conduction loss. The switching loss occurs when the switches are turned on or off, which could be reduced by decreasing switching frequency. However, the volume of passive components will be increased with the decreasing of switching frequency. Hence, techniques that reduce switching loss, such as soft-switching, are critical for the converter design to achieve objectives as high power efficiency and high power density.

### 2.6.1 Hard-switching

For hard-switching operation shown in Fig 2.24 [101], there are current-voltage overlaps during their switching periods, leading to the switching loss. When the switch is turned on, there is a specific time $t_{r i}$ for the current rise to on-state value followed by the voltage fall time $t_{f v}$. The overlap area is the energy loss when the switch is turned on as $E_{o n}=0.5 \times\left(V_{D D} \times I_{D(o n)}\right) \times t_{\text {turn_on }}$. When the switch is turned off, there is also an overlap area caused by the voltage rise time and current fall time as $E_{o f f}=0.5 \times\left(V_{D D} \times I_{D(o n)}\right) \times t_{\text {turn_off. }}$. Then, the switching loss could be calculated as:

$$
\begin{align*}
P_{\text {switching }} & =\left(E_{\text {on }}+E_{\text {off }}\right) \cdot f_{s w} \\
& =\left(\frac{I_{D(o n)} \cdot V_{D D} \cdot t_{\text {turn_on }}}{2}+\frac{I_{D(o n)} \cdot V_{D D} \cdot t_{\text {turn_off }}}{2}\right) \cdot f_{s w} \tag{2.5}
\end{align*}
$$

Where $V_{D D}$ is the voltage stress; $I_{D(o n)}$ is the on-state current stress, $t_{\text {turn_on }}$ and ${ }_{\text {oturn_off }}$ are the time required to turn switches on/off; $f_{s w}$ is the switching frequency. Hence, reducing the voltage/current stress of switches can reduce the switching loss. For a specific topology, reducing switching frequency can benefit the power efficiency of the converter.


Figure 2.24 Typical hard-switching voltage-current waveform of power switches.
According to Eq.(2.5), power converters can reduce the switching loss by a low switching frequency. However, the low switching frequency will harm the power density and cost of converters. To meet the demanding of high compactness, the high operation switching frequency is essential to reduce the volume and weight of passive components such as capacitors, inductors, and transformers.

### 2.6.2 Soft-switching

Another way to reduce switching loss is applying an auxiliary resonant tank to ensure the voltage or current drops to zero before the turn on or off action of switches so that the overlap areas can be eliminated as shown in Fig 2.25. For example, turn on switching loss of MOSFETs could be eliminated when the parasitic capacitances of MOSFETs are discharged to zero before MOSFETs are turned on. Compared with IGBTs, the same power level MOSFETs have a much larger parasitic capacitance so that their main switching loss happens during the turn-on operation. Therefore, the zero-voltage-switching (ZVS) turn-on operation is essential for MOSFETs. Compared with MOSFETs, IGBTs have an additional substantial power loss during the turn-off transition caused by current trailing. Hence, zero-current-switching (ZCS) operation is mainly applied in the converters composed with IGBTs.


Figure 2.25 Typical soft-switching voltage-current waveform of power switches.
To achieve ZVS operation, resonant tanks are installed in converters as the configuration shown in Fig 2.26 (a). Fig 2.26 (b)~(e) present the passive circuits using only inductors and capacitors to form LC, LLC, LCC, and CLLC resonant tanks, respectively [102]. With specific parameters of these passive components, the value of output power and switching frequency are limited to a small range that can realise ZVS operation. Moreover, ZCS resonant tank for converters using IGBTs is presented in Fig 2.27. Alternatively, the active resonant tank illustrated in Fig 2.28 contains an additional switch to control its working states so that they can be successfully applied in converters that demand soft-switching operation within a wide voltage and current range.

(a)


Figure 2.26 ZVS structure: (a) resonant circuit configuration; (b) LC resonant tank; (c) LLC resonant tank; (D) LCC resonant tank; (E) CLLC resonant tank.

(a)

(b)

Figure 2.27 Installation of the ZCS quasi-resonant cell: (a) connection to the DC output; (b) connection to the DC input.


Figure 2.28 Active resonant tank circuit.

### 2.7 Failure Mechanism

According to field experience, the semiconductor components such as diodes, IGBTs, and MOSFETs are the most vulnerable components [103, 104], whose fault may cause series consequences related to personal safety. Therefore, the fault tolerance of power converters attracts much attention from academia and industry.

### 2.7.1 Failure Type

Faults can be catalogued into two types as short-circuit fault (SCF) and open-circuit fault (OCF). In DC/DC power converter, the SCF of components will cause an overrated current flowing through the other elements such as output capacitor and load, which induces overheat resulting in break-down of the whole system and even explosion. Compared with the destructive consequences caused by SCF, OCF will shut down the power system and will not damage the other components. However, unexpected system shut-down will still put passengers into potential risks for some critical applications such as military, and aeroplanes.

### 2.7.2 Diode Failure Indications

Diodes are vulnerable components, especially when diodes operate under high voltage or high power applications. When diodes are short-circuited, the resistance drops to zero or a very low value in both forward and reverse directions. Occasionally, open circuit failure may occur, and the resistance of diodes becomes very high or infinite in both directions [105].

### 2.7.3 Transistor Failure Indications

Transistors such as IGBTs and MOSFETs are used under high voltages and currents scenarios while minimizing their internal power dissipation. It is possible to apply voltage, current and power exceeding the rated capability under fault conditions. Hence, the transistors are easily short-circuited. Additionally, the transistors would be open-circuited when the silicon chip is overheated and unsolder the transistor itself.

### 2.8 Summary

Based on the above analysis, extensive studies consisting of topologies, control methods, switching strategies and failure mechanism on high voltage step-up DC/DC converters have been done.

There are several typical topologies that could achieve a high voltage step-up ratio, such as cascaded converters, switched capacitor converters, switched inductor converters, transformer-based converters, and MMCs. However, each topology has specific limitations like high switch count number, large volume, low power efficiency, and leakage inductance problems. Therefore, extensive researchers focus on the
topologies integrating the capacitive method and magnetic method to solve the mentioned issues.

Additionally, the primary control and switching strategy of DC/DC converters are introduced in this section which is essential in the design of the following proposed converters. Furthermore, the fault tolerant capability is discussed in the high power application as HVDC transmission systems.

# Chapter 3. Multi-port High Voltage Gain 

## Modular Power Converter for Offshore Wind

FARMS

Due to the limitations of active switches, the use of a single high voltage step-up DC/DC converter cannot meet the ultra-high voltage level ( 320 kV in the DolWin project [16]) for HVDC transmission systems. Therefore, multi-module converters using multiple converters are developed to meet the bulk power and ultra-high voltage level [106]. Each converter is a SM of multi-module converters. The multiple SMs are connected in series to increase the voltage step-up conversion ratios, and adding the number of SMs in parallel connection could increase the power level. For the design of SMs, a high switching frequency is required to ensure a small volume of passive components such as capacitors, inductors and transformers to increase the power density. Then, all switches in SMs should realise soft-switching operation to reduce the switching loss. Additionally, voltage or current auto-balance of SMs should be obtained to reduce the control complexity since there will be a large number of SMs, and the connected components would have non-ideal factors.

This chapter presents a multi-module converter that can achieve a high voltage stepup ratio as $10 \times$ with only four SMs. Additionally, all components have a relatively low voltage/current rating. Compared with MMCs, the proposed converter can use fewer SMs to reach the same voltage conversion ratio. To achieve the above objectives, the integration of matrix configuration and current-fed push-pull SMs is designed. Thanks to the matrix configuration, output power and voltage level of the multi-module converter could be increased easily by adding SMs. Additionally, the voltage gain of SMs provides another degree of freedom to enhance the voltage step-up conversion ratio. Furthermore, high switching frequency as 5 kHz can reduce components size. Moreover, the leakage inductance of transformers in SMs could charge and discharge the parasitic capacitance of active switches (MOSFETs) to realise the soft-switching (ZVS) operation of all switches. The operation principles of the CFPP SM and the multi-module converter are analysed in detail. Simulation results verify the feasibility of the proposed multi-module converter.

### 3.1 Introduction

The global number of offshore wind farms is increasing in recent years [107, 108]. In Europe, 560 new offshore wind turbines were built in 17 wind farms in 2017 with a total generation capacity of 3148 MW, which is about $20 \%$ of the total offshore generation capacity [109]. The power generated offshore is typically transmitted over an average distance of 41 km (in 2017) through submarine cables before reaching a connection point with the onshore existing grid [109]. For example, Hornsea wind farm is located around 40 km away from the onshore station. Compared with HVAC transmission, HVDC transmission is the preferred method to transfer power over a long distance ( $>40 \mathrm{~km}$ ) in terms of the economy and power efficiency [5, 6]. When delivering the same amount of power, the price of bipolar HVDC cable is lower than that of two parallel 3-core HVAC ones [10]. Additionally, HVDC has a higher transmission efficiency than HVAC since no inductance-reactive power exists within DC transmission cables.

Fig 3.1 presents three HVDC configurations. The hybrid HVDC system illustrated in Fig 3.1 (a) uses a medium voltage (MV) - high voltage (HV) AC/DC converter to obtain high voltage DC power. However, line-frequency ( $50 / 60 \mathrm{~Hz}$ ) AC/AC transformers for low-voltage (LV) - MV conversion still occupy a significant portion of the substation space. In this topology, the transformer is replaced by a converter as shown in Fig 3.1 (b), which significantly reduces the system size and weight [110]. These two configurations use two-stage conversion to meet the voltage level of HVDC transmission. However, the configuration of two DC/DC conversion stages has the highest power loss, which is around four times of one conversion stage configuration presented in Fig 3.1 (c) considering the winding and core losses of transformers and the given datasheets of the semiconductors [111]. The converter applied in Fig 3.1 (c) not only provides a high voltage gain but also transfers power directly from multiple generators to HVDC terminals without bus cable. The converter design is a technical challenge for boosting LV directly to HV due to the conflict between the required high voltage level, e.g. $\pm 320 \mathrm{kV}$ [16], $\pm 800 \mathrm{kV}$ [112] and the restricted voltage ratings of semiconductor components, e.g. 22 kV for SiC thyristors, and 15 kV for SiC transistors [113].


Figure 3.1 HVDC configurations for wind power transmission: (a) DC-based connection with two-stage hybrid conversion; (b) DC-based connection with two-stage DC/DC conversion; (c) DC-based connection with the proposed modular converter.

To address the challenges, DC converters with high voltage gains [114-117], MMCs [118-122] and multi-module converters [106, 123, 124] are studied. Although dual-active-bridge (DAB) converters [114, 115] and resonant converters [116, 117] can obtain high voltage step-up ratios, the voltage stress on their semiconductor
components is high, which can be reduced by applying MMCs. By adding SMs, a high output voltage is achieved without increasing the voltage stress. However, the MMC topologies based on HB or FB circuits [118, 119] and resonant MMC [120] cannot provide electrical isolation. The isolated MMCs in [121, 122] are presented with DC/AC/DC configuration, where medium-frequency high turns-ratio transformers are employed, resulting in a vast volume. Although resonant MMCs [125] achieve galvanic isolation and small volume of transformers at the same time, its conversion ratio only satisfies MV applications. Alternatively, transformers can be decentralized into multi-module converters, enabling the installation of high-frequency transformers, which reduces the sizes of transformers and passive components. However, by adopting active-clamping flyback-forward converters as SMs, the currents of different SMs are unbalanced because of the non-ideal factors such as unequable leakage inductances of transformers, and only half of the power switches can achieve ZVS, resulting in high switching loss [106].

In this chapter, active-clamping CFPP converters are adopted to replace the flybackforward SMs in the multi-modular converter [106]. The currents of modules in seriesconnection are auto-balanced, and all power switches can achieve soft-switching. Therefore, the control complexity and switching loss are reduced. Furthermore, the matrix configuration brings about high control flexibility, which improves the fault tolerance capability. Additionally, thanks to the independent operation of each port, the converter can collect power from multiple sources without bus cable.

This chapter is organized as follows. The basic cell and two interleaved working modes are analysed in Section 3.2. Then the scalable topology design is discussed in Section 3.3. Section 3.4 depicts the fault tolerance strategies of the topology. Simulation results are presented in Section 3.5 to demonstrate the effectiveness and efficiency of the converter. Finally, the summary of this chapter is drawn in Section 3.6.

### 3.2 Design of the Proposed Multi-module Converter

### 3.2.1 Design and Operation of the SM

The basic cell topology based on CFPP converter shown in Fig 3.2 has the similar operation principles and characteristics with the converter presented in [62]. $S_{1} \sim S_{2}$ are
the two main switches. $S_{c 1} \sim S_{c 2}$ are the two active clamping switches. $C_{c}$ is the clamp capacitor. $L_{1}$ is the input transistor. The tri-winding transformer has a turns ratio of $N_{p 1}: N_{p 2}: N_{s}=1: 1: n$ and leakage inductance $L_{k}$ at the secondary side. Furthermore, the secondary circuit consists of four rectifier diodes $D_{1} \sim D_{4}$, one output capacitor $C_{\text {out }}$ and a load resistor $R$.


Figure 3.2 Topology of the basic cell on CFPP converter.
The key operating waveforms of CFPP cell are depicted in Fig 3.3. $V_{g s 1} \sim V_{g s 2}$ are the control signals for the two main switches $S_{1} \sim S_{2}$, which have the phase shift angle of $180^{\circ} . V_{g s c 1} \sim V_{g s c 2}$ are the control signals for the two clamp switches $S_{c 1} \sim S_{c 2}$. The control signals of the main switches and clamping switches are complementary. $v_{d s 1} \sim v_{d s 2}$ and $v_{d s c 1} \sim v_{d s c 2}$ are the drain-to-source voltages of the main switches and clamping switches respectively. $i_{L 1}$ is the current of input inductor $L_{1} . v_{S}$ and $i_{s}$ are the secondary voltage and current of the transformer respectively. The following assumptions are made to simplify the analysis.

- All switches and diodes are identical.
- The capacitance of clamp capacitor is large enough so that its voltage ripple can be ignored.

Due to the symmetrical operation, a brief introduction of the operation during $t_{0} \sim t_{5}$ when $D \leq 0.5$ is presented in this part.


Figure 3.3 Operating waveforms of the basic cell.
Mode $1\left(t_{0}-t_{1}\right)$ : In this mode, the main switch $S_{1}$ and the clamping switch $S_{C 2}$ are on. The power is transferred to the output. The diodes $D_{2}$ and $D_{3}$ are forward biased, and the secondary current $i_{s}$ decreases.

Mode $2\left(t_{1}-t_{2}\right)$ : At $t_{1}$, the main switch $S_{1}$ is turned off. The leakage inductances $L_{k}$ resonate with the parasitic capacitances of $S_{1}$ and $S_{C 1}$. Then, the voltage of $S_{C 1}$ drops to zero at $t_{2}$ to achieve zero voltage turn-on. At the same time, capacitance $\mathrm{C}_{S 1}$ is charged.

Mode 3 ( $t_{2}-t_{3}$ ): At $t_{2}$, the clamping switch $S_{C 1}$ is turned on with zero voltage. Because both the clamping switches $S_{C 1}$ and $S_{C 2}$ are on, the primary sides of the transformer are short-circuited. Then the power is transferred to the input inductor $L_{1}$, and the secondary current $i_{s}$ rises rapidly.

Mode $4\left(t_{3}-t_{4}\right)$ : At $t_{3}$, the secondary current reaches zero. All four diodes are reverse biased. Additionally, the secondary voltage recovers to zero within a short time.

Mode $5\left(t_{4}-t_{5}\right)$ : At $t_{4}$, the clamping switch $S_{C 2}$ is turned off. The leakage inductances $L_{k}$ resonate with parasitic capacitances of $S_{2}$ and $S_{C 2}$. The voltage across $S_{2}$ drops to zero at $t_{5}$ so that ZVS operation of $S_{2}$ is obtained.

The operation in intervals $\left[t_{0}-t_{5}\right]$ and $\left[t_{5}-t_{10}\right]$ is symmetrical. The power is transferred to the output load $R$ when one main switch and one clamping switch are on, and then the power flows from the input to inductor $L_{1}$ when both clamping switches are on. All
switches can obtain zero voltage turn-on and the energy stored in $L_{k}$ is recycled by the parasitic capacitances of clamping switches, which contributes to a higher conversion efficiency.

The voltage of clamp capacitor $V_{C c}$ can be obtained according to the flux balance of $L_{1}$ :

$$
\begin{equation*}
V_{C c}=\frac{V_{i n}}{1-D} \tag{3.1}
\end{equation*}
$$

Additionally, with the turns ratio as $1: 1: n$, the output voltage of basic cell $V_{o, B C}$ can be determined:

$$
\begin{equation*}
V_{o, B c}=\frac{n}{2} V_{C c}=\frac{n}{2} \frac{V_{i n}}{1-D} \tag{3.2}
\end{equation*}
$$

The voltage stress of all four power switches $V_{d s}$ can be obtained by:

$$
\begin{equation*}
V_{d s}=V_{C c}=\frac{V_{i n}}{1-D} \tag{3.3}
\end{equation*}
$$

### 3.2.2 Design and Operation of the Matrix Configuration

A fundamental $2 \times 2$ modular topology is presented in Fig 3.4. The primary circuits of power cells are parallel connected so that they have an equal secondary voltage value with the same duty cycle of main switches. The secondary side of each cell is connected with four rectifier diodes for power regulation.


Figure $3.42 \times 2$ topology of the isolated high voltage gain $\mathrm{DC} / \mathrm{DC}$ converter with basic cells.

As illustrated in Fig 3.5 (a) and (b), adjacent cells have opposite polarities in column interleaved modes. For example, the polarity of cell 11 is opposite to those of cell 21 and 12. In this case, cells in the same column are connected in series, and the adjacent columns are in parallel connection. The voltage ratings of diodes in the first and last rows, $D_{00} \sim D_{02}$ and $D_{20} \sim D_{22}$, are equal to the voltage of power cells $v_{s}$. While the voltage ratings of other diodes $D_{10} \sim D_{12}$ have twice the value of $v_{\mathrm{s}}$ since they are connected with two cells. The current rating of diodes in the first and last columns, $D_{00} \sim D_{20}$ and $D_{02} \sim D_{22}$ have the same value as the secondary current of one column. Diodes $D_{01} \sim D_{21}$ connect with two columns so that they have double the rated current of the others. Additionally, the sum of the average diode currents in all columns is equal to the output current. Therefore, in column interleaved modes, the voltage and current ratings of diodes in an expanded topology as shown in Fig 3.6 composed of $s$ rows and $p$ columns can be obtained:

$$
\begin{gather*}
V\left(D_{i j}\right)= \begin{cases}\frac{1}{s} V_{o, s \times p}=V_{o, B C}=\frac{n}{2(1-D)} V_{i n} & i=0, s \\
\frac{2}{s} V_{o, s \times p}=2 \times V_{o, B C}=\frac{n}{(1-D)} V_{i n} & i=1,2, \cdots,(s-1)\end{cases}  \tag{3.4}\\
I\left(D_{i j}\right)= \begin{cases}\frac{1}{2} I_{o, B C}=\frac{1}{2 p} I_{o, s \times p} & j=0, p \\
I_{o, B C}=\frac{1}{p} I_{o, s \times p} & j=1,2, \cdots,(p-1)\end{cases}  \tag{3.5}\\
\sum_{j=0}^{p} I\left(D_{i j}\right)=I_{o, s p} \tag{3.6}
\end{gather*}
$$

Where $I_{o, B C}$ is the average output current of single basic cell; $V_{o, s \times p}$ and $I_{o, s \times p}$ are the output voltage and current of $s \times p$ topology. In this case, all semiconductor components have low voltage and current ratings.

From Fig 3.5 (c) and (d), in series interleaved modes, all cells are series-connected. The cells in adjacent rows have the opposite polarities while the cells in the same row have the same polarity. Diodes $D_{10}$ and $D_{12}$ have twice the voltage rating higher than that of diodes in the first and last rows because they connect with two rows. The currents of all operating diodes have the same value since they are in series-connection.

Hence, the voltage and current ratings of diodes in series interleaved modes can be calculated as:

$$
\begin{align*}
& V\left(D_{i j}\right)= \begin{cases}\frac{1}{s} V_{o, s \times p}=p \times V_{o, B C}=\frac{p \times n}{2(1-D)} V_{i n} & i=0, s \\
\frac{2}{s} V_{o, s \times p}=2 p \times V_{o, B C}=\frac{p \times n}{(1-D)} V_{i n} & i=1,2, \cdots,(s-1)\end{cases}  \tag{3.7}\\
& I\left(D_{i j}\right)=\frac{1}{2} I_{o, B C}=\frac{1}{2} I_{o, s \times p} \quad j=0, p \tag{3.8}
\end{align*}
$$


(a)

(c)

(b)

(d)

Figure $3.52 \times 2$ topology with different interleaved strategies: (a) column interleaved mode 1; (b) column interleaved mode 2; (c) series interleaved mode 1; (d) series interleaved mode 2.

According to Eq.(3.8), for series interleaved modes, the current rating of diodes is increased with the increment of output power. Besides, the diodes $D_{01} \sim D_{21}$ are blocked, which benefits the fault tolerance operation to be described in Section IV.

### 3.3 Analysis of the Proposed Multi-module Converter

### 3.3.1 Scalable Topology

Thanks to modularity, multi-module converters can be easily expanded by increasing its row number and column number to attain a high voltage gain and the
desired high power level. In the normal scenario, the proposed converter operates with column interleaved modes to keep a low voltage/current rating of components. Three wind-turbine-generators, WTGs $1 \sim 3$, are connected to the proposed converter as illustrated in Fig 3.6 (a). Fig 3.6 (b) shows the secondary circuits that are divided into three independent Groups $1 \sim 3$ by diodes $D_{1-0 p} \sim D_{1-s p}, D_{2-00} \sim D_{1-50}$ and $D_{2-0 p} \sim D_{2-s p}$, $D_{3-00} \sim D_{3-50}$ based on input ports. The output power of each group consisting of the $s \times p$ expanded topology can be controlled individually and the bus cable is eliminated. With the same input voltage and power of each port, the voltages and currents of all basic cells are identical.

(a)

(b)

Figure 3.6 Topology of the proposed converter with three input-ports: (a) primary circuits with three power sources; (b) secondary circuits collecting power and delivering it to load.

### 3.3.2 High Voltage Step-up Ratio

The cells in the same column are in series-connection. Hence, every column has the same terminal voltage which is the sum of the voltages of cells in the same column. For converter with multi-ports, output voltage $V_{\text {out }}$ equals to the identical terminal voltage of columns and the output current $I_{\text {out }}$ is the sum of secondary currents of all columns. Therefore, the row number $s$ determines the output voltage and the group number $x$ with column number $p$ determines the output power.

$$
\left\{\begin{array}{l}
V_{o u t}=V_{o, s \times p}=s \times V_{o, B C}=\frac{s \times n}{2(1-D)} V_{i n}  \tag{3.9}\\
I_{o u t}=x \times I_{o, s \times p}=x \times p \times I_{o, B C}
\end{array}\right.
$$

### 3.3.3 Current Balance with Column Interleaved Mode

The control complexity is reduced by the auto-balanced currents of cells in the same column. According to the currents through diodes $D_{10} \sim D_{13}$ and $D_{20} \sim D_{23}$ as shown in Fig 3.7, the relationships among all cells can be obtained as:

$$
\begin{align*}
& \left\{\begin{aligned}
I_{o, B C 11+}+I_{o, B C 12+} & =I_{o, B C 21+}+I_{o, B C 22+} \\
I_{o, B C 31+} & =I_{o, B C 21+} \\
I_{o, B C 23+} & =I_{o, B C 13+} \\
I_{o, B C 32+}+I_{o, B C 33+} & =I_{o, B C 22+}+I_{o, B C 23+}
\end{aligned}\right.  \tag{3.10}\\
& \left\{\begin{aligned}
I_{o, B C 11-} & =I_{o, B C 21-} \\
I_{o, B C 31-}+I_{o, B C 32-} & =I_{o, B C 21-}+I_{o, B C 22-} \\
I_{o, B C 12-}+I_{o, B C 13-} & =I_{o, B C 22-}+I_{o, B C 23-} \\
I_{o, B C 33-} & =I_{o, B C 23-}
\end{aligned}\right. \tag{3.11}
\end{align*}
$$

Where $I_{o, B C+}$ is the average current of secondary circuit in the interval $\left[t_{0} \sim t_{5}\right]$ and $I_{o, B C-}$ is that in the interval $\left[t_{5} \sim t_{10}\right]$. According to the symmetrical operation of the basic cell between the two intervals, it can be derived that $I_{o, B C+}=I_{o, B C^{-}}$. Therefore, Eq.(3.12) is obtained with $I_{o, B C}=I_{o, B C+}+I_{o, B C-}$.

$$
\left\{\begin{array}{l}
I_{o, B C 11}=I_{o, B C 21}=I_{o, B C 31}  \tag{3.12}\\
I_{o, B C 12}=I_{o, B C 22}=I_{o, B C 32} \\
I_{o, B C 13}=I_{o, B C 23}=I_{o, B C 33}
\end{array}\right.
$$



Figure 3.7 Auto-balanced currents of cells in the same column with column interleaved working strategy: (a) column interleaved working mode 1; (b) column interleaved working mode 2.

### 3.3.4 Closed Loop Control

According to Eq.(3.12), the average currents for cells in the same column are autobalanced. Therefore, as shown in Fig 3.8, only the control of output voltage and current sharing in different columns is employed to achieve the required output voltage and power in the $s \times p$ topology, where $v_{o, \text { ref }}$ is the desired output voltage and $i_{L, i 1} \sim i_{L, i p}$ are the currents collected from columns $1 \sim p$.

Column


Figure 3.8 Control scheme of the $s \times p$ topology.

### 3.4 Fault Tolerance

### 3.4.1 Fault Tolerance for WTGs with Different Output Power

When disturbances occur, proper control strategies of WTGs and converters should be applied to ensure system protection and high power efficiency [126, 127]. For the proposed converter, not only the column number of the secondary circuits but also the duty-cycles of main switches determines the output power of one group. The output power of one group is obtained as:

$$
\begin{equation*}
P_{\text {group }}=(p-m) \times V_{\text {out }} \times I_{o, B C} \tag{3.13}
\end{equation*}
$$

Where $m$ is the number of idle column in the corresponding group.

The variation of duty-cycle will cause the change of currents through the cells in one column as:

$$
\begin{equation*}
I_{\text {sub }}=I_{o, B C}=\frac{2}{T_{s}} \cdot \int_{0}^{t_{o n}} i_{o u t} \approx i_{\max } \cdot D \tag{3.14}
\end{equation*}
$$

Hence the output power is:

$$
\begin{equation*}
P_{\text {group }}=p \cdot V_{\text {out }} \cdot I_{\text {sub }}=p \cdot D \cdot V_{\text {out }} \cdot i_{\max } \tag{3.15}
\end{equation*}
$$

Where $i_{\text {max }}$ is the maximum output current of power cells.

### 3.4.2 Redundancy Fault Tolerance

Semiconductor components are vulnerable components in a converter [128]. For offshore HVDC stations, fault components take long time for maintenance, resulting in high cost and loss [104].

Fig 3.9 shows the fault tolerance operation derived by installing redundant power cells. To maintain the normal operation, the column in a red dotted rectangle containing the damaged Cell 11 is replaced by one redundant column that is in the other red dotted rectangle. For the faulty diodes $D_{00} \sim D_{s 0}$, they require only one redundant column since they connect with one column. However, for other diodes, two redundant columns are demanded. For example, when diode $D_{11}$ fails, the columns $1 \sim 2$ in the blue dotted rectangle are idle, and the redundant columns $p 1 \sim p 2$ are applied.


Figure 3.9 Fault tolerance with redundancy.

### 3.4.3 Fault Tolerance of Short-circuited Diodes and Failed SMs

The proposed topology can also obtain fault tolerant operation of diodes and power switches without redundancy. In Fig 3.10, when diode $D_{11}$ is short-circuited, the cells in rows 1~2 are inactive to block the faulty components, while the fault tolerance group still operates with the column interleaved strategy. Additionally, to maintain normal operation, the output voltages of the faulty group are controlled according to Eq.(3.2) and (3.9) to ensure the output voltage is the same as that in the normal case. Moreover, the fault tolerant operation of damaged cells without redundancy is similar to that when
diodes are short-circuited. For instance, when cell 11 fails, cells $11 \sim 1 p$ and $21 \sim 2 p$ are idle so that the faulty one is blocked.

(b)

Figure 3.10 Fault tolerance when diode $D_{11}$ is short-circuited: (a) working mode 1; (b) working mode 2.

### 3.4.4 Fault Tolerance of Open-circuited Diodes

When diode $D_{11}$ is open-circuited, the fault tolerant operation group consisting of two columns works under the series interleaved modes to block $D_{11}$ as illustrated in Fig 3.11 (a)~(b). Compared with the normal operation group, the number of cells in series connection in the faulty group is doubled. The voltages of cells in the fault group are adjusted as illustrated in Eq.(3.16) to keep same terminal voltage.

$$
\begin{equation*}
V_{o, F B C}=\frac{V_{o, s \times p}}{2 \times s}=\frac{1}{2} V_{o, B C} \tag{3.16}
\end{equation*}
$$



Figure 3.11 Fault tolerance when diode $D_{11}$ is open-circuited: (a) working mode 1; (b) working mode 2 .

### 3.5 Simulation Verification and Comparison Results

### 3.5.1 Simulation Results

To illustrate the functionality of the proposed power converter, a PSIM simulation model consisting of 3 groups $\times 4$ rows $\times 5$ columns with 2 redundant columns is built, which is similar to the model shown in Fig 3.6. The cells in columns 1~3 are active, while those in columns 4~5 are inactive. Table 3.1 presents the initial values for the simulation. It is noted that to verify the auto-balanced current characteristic, the leakage inductances of cells in column 1 are set as $70,75,80,85 \mu \mathrm{H}$.

The steady-state waveforms of the converter with the same input power from WTGs are shown in Fig 3.12. All groups work under the column interleaved strategy and the voltages of the adjacent cells in the same column have opposite polarities. Meanwhile,
the currents of cells with diverse leakage inductances in column 1 are almost equal. The voltage stress of power switches is $1 / 4$ of the output voltage, and all diodes have the voltage and current rating as low as $1 / 4$ or $1 / 2$ of the output voltage and current, respectively.

Table 3.1 Initial values of simulation.

| System <br> Parameters | Values | Components | Values |
| :---: | :---: | :---: | :---: |
| Input Voltage | 650 V | Turns ratio 1:1:n | $1: 1: 2$ |
| Output Voltage | 6400 V | Leakage inductance | $80 \mu \mathrm{H}$ |
| Switching | 5 kHz | Input inductance | 5 mH |
| Frequency | 40 kW | Clamp capacitor | $20 \mu \mathrm{~F}$ |
| Output Power |  |  |  |



Figure 3.12 Steady state waveforms for cells and diode: (a) voltage/current of basic cells; (b) voltage/current of diodes.

For Fig 3.13, every group has different numbers of rows. Only one row operates in Group 1; in Group 2, there are two rows; Group 3 has four rows. The duty-cycle $D$ of cells in each group is regulated to obtain the same terminal voltage, and the voltages of cells are shown in Fig 3.13 as: $V_{s_{-} \text {cell } 1-11}=2 \times V_{s_{-} \text {cell } 2-11}=4 \times V_{s_{-} \text {cell } 3-11}=V_{\text {out }}$. The peak current values of different columns are almost equal so that the duty-cycle control presented in Eq.(3.16) is verified.


Figure 3.13 Waveforms of cells when Groups 1~3 have different output power.
Fig 3.14 shows the voltages of diodes in Group 1~2. The voltage of diodes in Group 3 has the same waveforms as those presented in Fig 3.12. It can be found that the voltage value is increased as the number of idle rows increases.

(a)

(b)

Figure 3.14 Voltages of diodes in each Group when Groups 1~3 have different output power: (a) voltages of diodes in Group 1; (b) voltages of diodes in Group 2.

As illustrated in Fig 3.15, before turning on switches $S_{1}$ or $S_{C 1}$, the drain-to-source current flows through the parasitic diode of the switch to achieve ZVS operation. Similarly, the switches $S_{2}$ and $S_{C 2}$ can also obtain soft-switching. Therefore, the switching loss is significantly reduced.


Figure 3.15 ZVS of main switches and clamping switches.
Fig 3.16 (a) shows the fault tolerance operation with redundancy. At 0.07 s , fault cells $1 \sim 2$ are idle, and the redundant columns $4 \sim 5$ start to work to guarantee the normal operation. Fig 3.16 (b) and (c) present the fault tolerance without redundancy, where only columns 1~3 are active. In Fig 3.16 (b), when the diode $D_{11}$ is short-circuited, the cells in rows 1~2 are blocked. The voltages of cells in row 3~4 are doubled to achieve the same terminal voltage. The diode $D_{11}$ is open in Fig 3.16 (c). The faulty group consisting of columns $1 \sim 2$ works in the series interleaved mode by changing the polarities of cells. Moreover, the voltages of cells in the faulty group are reduced to half of that in the normal operation group to obtain the same output voltage.

(a)

(b)

(c)

Figure 3.16 Fault tolerance operation: (a) with redundancy; (b) SCF of $D_{11}$; (c) OCF of $D_{11}$.

### 3.5.2 Comparison Results

Table 3.2 shows a performance comparison among several works of literature, where $N$ is the number of SMs or power cells; $n$ is the turns ratio of transformers. MMCs use several HB or FB SMs to increase their voltage conversion ratios, which have higher switching loss due to hard-switching [121]. The selection of operation frequency as 1 kHz aims to reduce the switching loss and the passive components volume. However, the component size is still large compared with the 5 kHz used in multi-module converters. To reduce switching loss, the LLC resonant tank is installed to achieve ZVS of switches [120]. Hence, the switching frequency is increased to 4 kHz to reduce the components size [120]. Due to the installation of HB/FB SMs, the voltage step-up ratio of MMCs only related to the number of SMs, while multi-module converters can achieve a higher voltage step-up ratio since they have two degree of freedom to enlarge the voltage gain. Both the cells number and the voltage gain of SMs could control the voltage step-up conversion ratios of multi-module converters. Therefore, to achieve the same voltage conversion ratio, multi-module converters require fewer components. As for multi-module converters, hard-switching of switches induces a high switching loss due to the installation of flyback-forward converters as SMs [106]. Furthermore, the implantation of CFPP converters can achieve currents auto-balancing of different SMs , which reduces the control complexity.

Table 3.2 Comparison of the proposed and other converters applied in HVDC transmission.

|  | MMCs |  | Multi-module Converters |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $[121]$ | $[120]$ | [106] | Proposed |
| Soft- <br> switching | $\mathbf{x}$ | $\checkmark$ | $\mathbf{x}$ | $\checkmark$ |
| Conversion <br> Ratio | $\propto N, n$ | $\propto N$ | $\propto N, \frac{1}{1-D}, n$ | $\propto N, \frac{1}{1-D}, \frac{n}{2}$ |
| Switching <br> Frequency <br> Control <br> Among <br> SMs | 1 kHz | 4 kHz | 5 kHz | 5 kHz |

### 3.6 Summary

A multi-port high voltage gain modular DC/DC power converter applied in offshore wind farms is proposed in this chapter. Thanks to the modularity, the high output voltage and power is achieved by adding power cells. With the independent operation of each port and high control flexibility, the converter can collect power from multisources without bus cable. Additionally, the CFPP cells reduce the switching loss and control complexity.

The performances of MMCs with galvanic isolation, resonant MMCs, multi-module converter with flyback-forwarding cells and CFPP cells are compared. The proposed one appears to be more efficient and reliable, including soft- switching, high conversion ratio, small volume and low control complexity.

The simulation results verify the advantages of the proposed converter as softswitching of all power switches, flexible control, and improved fault tolerance operation.

## Chapter 4. Modular Multi-PORT Ultra-High

## Power Level Power Converter Integrated with Energy Storage for HVDC Transmission

ES as batteries and fuel cells are widely used in RESs systems to compensate for the generation fluctuations of RESs. Current multi-port bidirectional converters (MPBCs) that integrate RES and ES are mainly applied for EV, and PV-battery systems, whose maximum output power and voltage can only reach up to 4 kW and 600 V [129-133].

This chapter presents another multi-module converter, which uses MPBCs as SMs in the matrix configuration to meet the high power and ultra-high voltage level of HVDC transmission of RESs. The proposed TPC is designed as the SMs of the multimodule converter. Hence, the output power and voltage level can be increased easily by adding the number of SMs. Compared with the CFPP converter in the last chapter, the proposed TPC uses the four-winding-transformer to transfer power among PV panels, batteries, and load to realise the bidirectional power flow of batteries. The leakage inductance of the transformer charges and discharges the parasitic capacitance of active switches before they are turned on/off to obtain the soft-switching operation of switches. Thanks to the soft-switching of switches, the switching loss is reduced, and a high operation frequency 10 kHz is used to minimise components size. Simulations results of the converter verify the feasibility of the proposed SM and multi-module converter.

### 4.1 Introduction

Solar and wind power are the dominant RESs nowadays, whose average levelised cost of electricity (LCOE) falls within the fossil fuel-fired cost range of USD $0.05 \sim 0.17 / \mathrm{kWh}$ [134]. For example, the global weighted average LCOE of utility-scale solar power has decreased by $73 \%$ since 2010 , to USD $0.10 / \mathrm{kWh}$ for new projects commissioned in 2017 [1]. However, the variability of RESs caused by the weather fluctuation is a challenge to connecting RESs with grid-tied systems. For example, passing clouds can affect up to $70 \%$ of daytime solar capacity, and $100 \%$ of wind capacity is reduced in calm days for individual generation assets, which have a
negative impact on the stability and power quality of electric power systems [135]. To address this issue, ES systems with the ability to store and dispatch electricity are integrated to compensate the generation fluctuations of RESs. The battery has become a candidate of grid-tied large-scale RESs power plants with its increasing deployable capability and reducing cost [136]. Additionally, the HVDC transmission method is preferred for large-scale renewable power plants that have a large output power scale and long-distance transmission because HVDC transmission has the advantages of low cost and high transfer efficiency [5, 6, 137]. Therefore, RESs such as solar and wind power are delivered to the unity grid through HVDC transmission in conjunction with ES systems to improve the reliability and efficiency of the overall system.

Three dominant configurations illustrated in Fig 4.1 show the integration of ES system with DC transmission system, where the red arrow indicates the power flow direction. As illustrated in Fig 4.1 (a) and (b), the ES system, which is a battery, is either connected to DC link through an additional DC/DC converter [138, 139] or integrated into the grid side using a separate inverter [140, 141]. Both configurations use a large number of components. Additionally, for the configuration illustrated in Fig 4.1 (b), due to the direct connection with the unity grid, extra circuit protection for battery port is demanded and the power rate of the inverter linked with the ES system is as high as that of the inverter connected with the grid, which leads to high cost. Additionally, compared with the topology shown in Fig 4.1 (a), the voltage and size of batteries in the configurations illustrated in Fig 4.1 (b) are determined by the voltage of DC bus, which is at a high level. Thanks to the application of multi-port converters (MPCs), the configuration in Fig 4.1 (c) solves the problems caused by the configurations illustrated in Fig 4.1 (a)-(b). Additionally, it has a fewer component count, fewer conversion stages, higher compactness and improved reliability due to power stage integration [142, 143].


Figure 4.1 Main configurations for integrating ES system and HVDC system: (a) dualconverter architecture; (b) dual-inverter architecture; (c) multi-port converter architecture.

The MPC design is a technical challenge to meet the HVDC requirement due to the required high DC voltage, e.g. $\pm 800 \mathrm{kV}$ [144] and the large power scale, which requires numerous battery cells to be connected in series. Battery management systems
(BMS) are necessary to monitor and balance the state of charge of each battery cell for safe operation. To design an MPC suitable for the grid-tied system, isolated, partiallyisolated and non-isolated MPCs are extensively studied.

The representative isolated MPCs install two transformers or one tri-winding transformer to extend the conventional DAB converter to a TPC, which can achieve high DC/DC voltage conversion ratios [145-147]. However, the voltage stress on their semiconductor components is high. The active switches connected with the output port could be eliminated by series-connecting the secondary sides of two transformers, while the converters are only suitable for unidirectional power flow [132]. Nonisolated MPCs use modules in parallel-connection to obtain the multi-port configurations that are mainly applied for the stand-alone systems such as EVs [148150], which reduce the switch count and volume due to the elimination of bulky transformers. However, for safety consideration, galvanic isolation is preferred for the grid-tied system. For partially-isolated MPCs, the switch count is reduced by sharing the switches of DAB converters, FB converters, HB converters or phase-shift converters [151-153]. An interleaved HB three-port converter uses only two switches to achieve free power flows among the RES-ES-output loop [154]. Nevertheless, its output voltage has been determined at the design stage according to the characteristics of the components such as capacitors, inductors and transformers, which causes low control flexibility.

Furthermore, for MMC [155, 156], high voltage and large size battery can be distributed into several relatively smaller ones by connecting them with SMs. However, the battery cells are series connected to achieve a high voltage level, which requires BMS for them, resulting in high complexity [157]. With the modular structure of a multi-module converter [158, 159], high voltage and output power are obtained by increasing the number of SMs. By decentralizing the batteries cells into each SMs, the distributed control of battery cells is achieved, and the BMS among isolated battery modules can be eliminated.

In this chapter, a novel bi-directional MPC is developed and adopted as the SM based on the multi-module converter [158]. The desired advantages such as power stage integration, low voltage stress of semiconductor components, expandable output voltage and power remain. Additionally, the power flow control of PV-battery-output
is more flexible because battery cells are controlled individually by each power cells with phase-shift (PS) as well as pulse width modulation (PWM) control. Moreover, the fault tolerant capability is improved to increase the reliability.

The chapter is organized as follows: the basic cell is analysed in Section 4.2; the scalable topology design, and operation are discussed in Section 4.3; then, Section 4.4 gives the fault tolerance strategy; Section 4.5 presents the simulation results to verify the operation of the converter; finally, Section 4.6 draws the summary of the main contributions of this chapter.

### 4.2 Analysis of the Basic Cell

### 4.2.1 Design of the Basic Cell

The topology of the basic power cell with PV panel is shown in Fig 4.2, consisting of one CFPP circuit, one battery side circuit and a single-phase bridge rectifier linked through a transformer with four windings. The primary component in the CFPP circuit contains two main switches $S_{M 1} \sim S_{M 2}$, three clamp switches $S_{C 0} \sim S_{C 1}$, one clamp capacitor $C_{c}$, one input inductor $L_{1}$ and one input diode $D_{i n}$. The primary circuit has the similar operating principles with the CFPP converter [158]. The battery side circuit is formed by two phase legs composing of switches $S_{1}, S_{4}$ and $S_{2}, S_{3}$ that charge and discharge the battery and the inductor $L_{2}$. The output is in series connection with the single-phase bridge rectifier consisting of four diodes $D_{1} \sim D_{4}$. The turns ratio of the transformer is $N_{p 1}: N_{p 2}: N_{s 1}: N_{s 2}=1: 1: 1: n$, and the leakage inductance for the output side is $L_{k}$.


Figure 4.2 Topology of the basic cell.

### 4.2.2 Operation of the Basic cell with PV Source

The equivalent circuits of different operation modes and the steady-state waveforms for the basic cell with PV source are illustrated in Fig 4.3 and Fig 4.4. $V_{g s M 1} \sim V_{g s M 2}$ are the control signals with the duty cycle $D_{p}$ for the two main switches $S_{M 1} \sim S_{M 2}$, which have a $180^{\circ}$ phase shift angle. $V_{g s c} \sim V_{g s c}$ are the control signals for the two clamp switches $S_{C 1} \sim S_{C 2}$, which are complementary to $V_{g s M 1} \sim V_{g s M 2}$, respectively. $V_{g s 1} \sim V_{g s 4}$ are the control signals for switches $S_{1} \sim S_{4}$, which are set as $V_{g s 1}=V_{g s 4}$, and $V_{g s 2}=V_{g s 3} . V_{g s 1}$ and $V_{g s 3}$ have the same duty cycle $D_{b} . V_{d s M 1} \sim V_{d s M 2}, V_{d s c 1} \sim V_{d s c 2}$, and $V_{d s 1} \sim V_{d s 4}$ are the drain-source voltages of switches $S_{M 1} \sim S_{M 2}, S_{C 1} \sim S_{C 2}$, and $S_{1} \sim S_{4}$. When there are PV sources, the switch $S_{C O}$ is on permanently and $D_{b}=0.5$. The PWM control for CFPP and the phase shift angle $\theta_{1}$ between the $V_{C F P P}$ and $V_{F B}$ regulates the voltage level and power of the battery and output. To simplify the analysis, all switches and diodes are assumed to be identical, and the clamp capacitor is large enough so that the voltage ripple can be ignored.

(a)

(b)

(c)

(f)

Figure 4.3 Equivalent circuits of operation modes with PV source: (a) Mode 1 ( $t_{0}-t_{1}$ ); (b) Mode 2 ( $t_{1}-t_{2}$ ); (c) Mode 3 ( $t_{2}-t_{3}$ ); (d) Mode 4 ( $\left.t_{3}-t_{4}\right)$; (e) Mode 5 ( $t_{4}-t_{5}$ ); (f) Mode 6 ( $t_{5}-t_{6}$ ).


Figure 4.4 Operating waveforms of the basic cell with PV source.
In this example, the battery is charged. Only the operation of the basic cell during $t_{0}-t_{6}$ is introduced in this part because of the symmetrical operation.

Mode $1\left(t_{0}-t_{1}\right)$ : In this mode, the main switches $S_{M 1}$ and $S_{M 2}$ are on. The primary sides $N_{p 1}, N_{\mathrm{p} 2}$ are short-circuited. All the four diodes are reverse biased. At the same time, $S_{1}$ and $S_{4}$ are on. The voltage of the battery side $N_{s 1}$ is negative.

Mode 2 ( $t_{1}-t_{2}$ ): At $t_{1}$, the main switch $S_{M 2}$ is turned off. The primary-preferred leakage inductance resonates with the parasitic capacitances of $S_{M 2}$ and $S_{C 2}$. The voltage across $S_{C 2}$ drops to zero at $t_{3}$ so that ZVS of $S_{C 2}$ is obtained.

Mode $3\left(t_{2}-t_{3}\right)$ : At $t_{2}$, the clamping switch $S_{C 2}$ is turned on with zero voltage. The energy is transferred from the PV and input inductor $L_{1}$ to the output. The diodes $D_{1}$ and $D_{3}$ are forward biased, and the current $i_{s}$ increases.

Mode $4\left(t_{3}-t_{4}\right)$ : At $t_{3}$, switches $S_{1}$ and $S_{4}$ are turned off. The voltage $V_{F B}$ becomes positive. The inductor $L_{2}$ resonates with the parasitic capacitances of $S_{1}-S_{4}$. The voltage across $S_{2}$ and $S_{3}$ drops to zero at $t_{5}$ so that ZVS operation of $S_{2}$ and $S_{3}$ is obtained.

Mode $5\left(t_{4}-t_{5}\right)$ : At $t_{4}$, switches $S_{2}$ and $S_{3}$ are turned on with zero voltage. The power starts to be delivered into the FB circuit.

Mode $6\left(t_{5}-t_{6}\right)$ : At $t_{5}$, the clamp switch $S_{C 2}$ is turned off. The primary-preferred leakage inductance resonates with the parasitic capacitances of $S_{M 2}$ and $S_{C 2}$. The voltage across $S_{M 2}$ drops to zero at $t_{6}$ so that zero voltage turn-on of $S_{M 2}$ is obtained.

Altering the duty cycle $D_{p}$, the three-level voltage waveforms $V_{N p 1,2}$ and $V_{N s 2}$ are generated in the primary side and the rectifier bridge. According to the flux balance of the input inductor $L_{1}$, the clamp voltage can be derived as:

$$
\begin{gather*}
V_{i n}\left(D_{p}-0.5\right)+\left(V_{i n}-0.5 V_{C c}\right)\left(1-D_{p}\right)=0  \tag{4.1}\\
V_{C c}=\frac{V_{i n}}{\left(1-D_{p}\right)} \tag{4.2}
\end{gather*}
$$

The output voltage can be determined as:

$$
\begin{gather*}
\frac{V_{\text {out }}}{n}-\frac{V_{\text {out }} D_{p}}{n}-V_{\text {in }}+V_{\text {in }} D_{p}-V_{\text {in }} D_{p}+\frac{V_{\text {in }}}{2}=0  \tag{4.3}\\
V_{\text {out }}=\frac{n}{2} \frac{V_{\text {in }}}{\left(1-D_{p}\right)} \tag{4.4}
\end{gather*}
$$

Additionally, based on the average power flow calculation of bidirectional power converters [160, 161], the power transfer between $P_{\text {in }}$ and $P_{b a t}$ with the switching frequency $f_{s}$ is obtained in Eq.(4.5). A specific phase shift $\theta_{1}$ controls the power delivered to the battery. When $0<\theta_{1}<\pi$, the power can be transferred from the PV to battery and vice versa. Additionally, the power transfer between $P_{i n}$ and $P_{b a t}$ with the switching frequency $f_{s}$ is obtained as:

$$
\begin{align*}
& P_{\text {in } \leftrightarrow b a t}=\frac{1}{T} \int_{0}^{T} v_{p}(t) i_{L}(t)=\frac{V_{i n} V_{b a t}}{\omega L_{2}}\left(2\left(1-D_{p}\right) \theta_{1}-\frac{\theta_{1}^{2}}{\pi}-2\left(1-D_{p}\right)^{2} \pi+\left(1-D_{p}\right) \pi\right) \\
& D_{p} \geq 0.5 \tag{4.5}
\end{align*}
$$

Where $\omega=2 \pi f_{s}$.

### 4.2.3 Operation of the Basic Cell without PV Source

When there is no PV source, the equivalent circuits of different modes and the steady-state waveforms for the basic cell are illustrated in Fig 4.5 and Fig 4.6. When no power is generated from the PV panel, the primary circuits are blocked to reduce the conduction loss. Additionally, $V_{g s 1}$ and $V_{g s 3}$ have a $180^{\circ}$ phase shift angle with the duty cycle $D_{b} \leq 0.5$. $V_{g s 2}, V_{g s 4}$ are complementary to $V_{g s 1}, V_{g s 3}$ respectively. Because the operation is symmetrical, only the operation during $t_{0}-t_{5}$ is introduced in this part.



Figure 4.5 Equivalent circuits of operation modes without PV source: (a) Mode 1 ( $t_{0}-$ $t_{1}$ ); (b) Mode 2 ( $t_{1}-t_{2}$ ); (c) Mode 3 ( $t_{2}-t_{3}$ ); (d) Mode 4 ( $t_{3}-t_{4}$ ); (e) Mode 5 ( $t_{4}-t_{5}$ ).


Figure 4.6 Operating waveform of the basic cell.
Mode $1\left(t_{0}-t_{1}\right)$ : At $t_{0}$, switch $S_{3}$ is turned on. There is a phase shift $\theta_{2}$ between $V_{N s 1}$ and $V_{N s 2}$, which is dependent on the inductance $L_{2}, L_{k}$ and output load. The batteryside current $i_{s 1}$ recovers to zero at $t_{1}$. The current $i_{s 1}$ as a function of $\beta=\omega t$ is derived as:

$$
\begin{equation*}
i(\beta)=\left(\frac{V_{b a t}+V_{o}^{\prime}}{\omega L_{b a t}^{\prime}}\right) \beta+i(0) \tag{4.6}
\end{equation*}
$$

Where $V^{\prime}$ o is the battery-side referred output voltage, which equals to $V_{o u t} / n ; L^{\prime}{ }_{b a t}$ is the battery-side referred inductance and $L^{\prime}{ }^{\text {bal }}=L_{2}+L_{o u t} / n^{2}$.

Mode $2\left(t_{1}-t_{2}\right)$ : At $t_{2}, i_{s 1}$ starts to decrease. The voltage of $V_{N s 2}$ becomes positive. In this mode, $i_{s 1}$ is determined as:

$$
\begin{equation*}
i(\beta)=\left(\frac{V_{\text {bat }}-V_{o}^{\prime}}{\omega L_{b a t}^{\prime}}\right)\left(\beta-\theta_{2}\right)+i\left(\theta_{2}\right) \tag{4.7}
\end{equation*}
$$

Mode $3\left(t_{2}-t_{3}\right)$ : At $t_{2}$, switch $S_{3}$ is turned off. The voltage $V_{N s 1}$ drops to zero. The battery-side referred inductance resonates with the parasitic capacitances of switches $S_{3}$ and $S_{4}$. The voltage across the parasitic capacitor of $S_{4}$ is discharged to zero. Therefore, ZVS of $S_{4}$ is obtained at $t_{3}$.

Mode 4 ( $t_{3}-t_{4}$ ): At $t_{4}$, switch $S_{4}$ is turned on with zero voltage. The current $i_{s 1}$ starts to increase as shown in Eq.(4.8).

$$
\begin{equation*}
i(\beta)=\left(\frac{-V_{o}^{\prime}}{\omega L_{b a t}^{\prime}}\right)\left(\beta-\left(D_{b}+t_{d s}\right) \cdot 2 \pi\right)+i\left(\left(D_{b}+t_{d s}\right) \cdot 2 \pi\right) \tag{4.8}
\end{equation*}
$$

Where $t_{d s}$ is the dead zone between turn on and turn off operation of switches $S_{1} \sim S_{2}$ and $S_{3} \sim S_{4}$.

Mode 5 ( $t_{4}-t_{5}$ ): At $t_{4}$, switch $S_{2}$ is turned off. The voltage $V_{N s 1}$ drops to negative. The battery-side referred inductance resonates with the parasitic capacitances of switches $S_{1}$ and $S_{2}$. The voltage across the parasitic capacitor of $S_{1}$ is discharged to zero so that ZVS operation of $S_{1}$ can be achieved at $t_{5}$.

Because the dead time $t_{d s}$ is relatively short, modes 3,5 can be neglected in the calculation and the phase shift between voltage $V_{N s 1}$ and $V_{N s 2}$ defined as $\theta_{2}$. Therefore, Eq.(4.9) is derived according to Eq.(4.8).

$$
\begin{equation*}
i(\beta)=\left(\frac{-V_{o}^{\prime}}{\omega L_{b a t}^{\prime}}\right)\left(\beta-D_{b} \cdot 2 \pi\right)+i\left(D_{b} \cdot 2 \pi\right) \tag{4.9}
\end{equation*}
$$

At $t_{5}, i\left(t_{5}\right)=-i\left(t_{0}\right)$ since it is the end of half cycle. Additionally, $i\left(\theta_{2}\right)=0$. Then, $\theta_{2}$ can be derived as shown in Eq.(4.10).

$$
\begin{equation*}
\theta_{2}=\frac{1}{2}\left(D_{b} \cdot \pi-d \pi\right) \tag{4.10}
\end{equation*}
$$

Where $d$ is defined as $V_{o}{ }^{\prime} / V_{b a t}$. The power transfer is obtained as:

$$
\begin{equation*}
P_{b a t \rightarrow o u t}=\frac{1}{T} \int_{0}^{T} v_{b a t}(t) i_{s 1}(t)==\frac{V_{b a t} V_{\text {out }}}{4 \omega L_{b a t} \cdot n}\left(2 D_{b} \cdot \pi-\pi d^{2}-D_{b}^{2} \cdot \pi\right) \tag{4.11}
\end{equation*}
$$

### 4.3 Analysis of the Proposed Multi-module Converter

As shown in Fig 4.7, the proposed scalable multi-port bidirectional topology is composed of the basic cell illustrated in Fig 4.2. The primary sides are in parallel connection with the PV source $V_{i n}$. Each battery cell is connected to a power cell for individual control. Additionally, the output side windings $N_{s 2}$ of transformers are connected in an $s \times p$ matrix configuration, where $s$ is the row number, and $p$ is the column number. The matrix configuration of the converter can be easily expanded to achieve high output voltage and power rating by increasing its row number and column number, respectively. Therefore, the converter can satisfy the applications demanding high voltage step-up ratios and high power scales.


Figure 4.7 Topology of the proposed converter with $s$ rows and $p$ columns: (a) primary circuits with ES system; (b) secondary circuits connecting.

### 4.3.1 Voltage Gain of the Scalable Topology

The cells of scalable topology have the similar operations with those for one basic cell except that the drive signals of switches in adjacent cells have a $180^{\circ}$ phase shift. For example, cells $12,21,23$, and 32 have the same drive signals, whose phases are shifted by $180^{\circ}$ from cell 22 . Hence, the polarities of output voltages $V_{s 2}$ and currents $i_{s 2}$ for adjacent cells are opposite. Then, the column interleaved working strategy of matrix topology is shown in Fig 4.8.


Figure 4.8 Equivalent secondary circuits of the $s \times p$ topology in the column interleaved strategy: (a) column interleaved mode 1; (b) column interleaved mode 2.

The output voltage is the sum of the voltages $V_{s 2}$ of cells in the same column, and the output current is the sum of the currents $i_{s 2}$ in every column, which are shown in Eq.(4.12) with the assumption that every cell has the identical output voltage and current. The higher output voltage and power rating can be easily obtained by increasing the row and column numbers of the matrix topology.

$$
\left\{\begin{array}{l}
V_{o, s \times p}=s \times V_{s 2}=\frac{s \times n}{2\left(1-D_{p}\right)} V_{i n}  \tag{4.12}\\
I_{o, s \times p}=p \times I_{s 2}
\end{array}\right.
$$

### 4.3.2 Voltage/Current Rating of Semiconductor Components

Due to the parallel connection of transformer windings $N_{p 1}$ and $N_{p 2}$, all switches have the same low voltage and current ratings with those of the scalable topology. The voltage ratings of switches in power cells are derived as shown in Eq.(4.13).

$$
\left\{\begin{array}{l}
V_{d s_{-} N p}=V_{C c}=\frac{V_{i n}}{1-D_{p}}  \tag{4.13}\\
V_{d s_{-} N s 1}=V_{b a t}
\end{array}\right.
$$

The current rating of diodes in columns 0 and $p$ has half the value of $I_{s 2}$, which is the average output current of the output side $N_{s 2}$. Nevertheless, the diodes in columns 1 to $p-1$ have twice the rated current higher than that of other diodes, since they are connected with two power cells. The sum of average currents of diodes in all columns equals the output current as shown in Eq.(4.14), and the current rating of diodes is derived in Eq.(4.15). Similarly, the voltage stress of diodes is obtained in Eq.(4.16). For diodes in rows 1 to $s-1$, the voltage stress has twice the value larger than that of the diodes in rows 0 and $s$.

$$
\begin{gather*}
\sum_{j=0}^{p} I\left(D_{i j}\right)=I_{o, s p}  \tag{4.14}\\
I\left(D_{i j}\right)=\frac{1}{2} I_{s 2}= \begin{cases}\frac{1}{2 p} I_{o, s \times p} & j=0, p \\
\frac{1}{p} I_{o, s \times p} & j=1,2, \cdots,(p-1)\end{cases}  \tag{4.15}\\
V\left(D_{i j}\right)= \begin{cases}\frac{n}{2\left(1-D_{p}\right)} V_{i n} & i=0, s \\
\frac{n}{\left(1-D_{p}\right)} V_{i n} & i=1,2, \cdots,(s-1)\end{cases} \tag{4.16}
\end{gather*}
$$

The maximum current and voltage rating of diodes in the $s \times p$ topology are only twice larger than that of an individual cell, which is much lower than the average
output voltage $V_{o, s \times p}$ and current $I_{o, s \times p}$. Therefore, the low voltage/current rating semiconductor components such as switches and diodes can be used to achieve a high step-up ratio and output power.

### 4.3.3 Control Scheme

Since the number of working rows determines the value of output voltage and that of working columns determines the output current, the variable output power can be obtained. As shown in Fig 4.9, power control is achieved by controlling the working columns according to the input current and battery charged/discharged power value. The voltage control is mandatory to meet the system operation requirements by the PS-PWM control of switches in the circuits at the primary and battery sides.


Figure 4.9 Control scheme of the $s \times p$ topology.

### 4.4 Fault Tolerance

### 4.4.1 Redundancy Fault Tolerance

For power electronics systems, semiconductor components are vulnerable devices [32]. With unexpectedly damaged devices, the whole system has to stop and wait for maintenance, resulting in high cost and loss. Fig 4.10 shows the fault tolerant operation with redundancy. In normal operation, the redundant cells in columns $p 1$ and $p 2$ are inactive, and the converter is working with the column interleaved strategy as shown
in Fig 4.8. When there are failed cells, the converter can maintain normal operation by replacing the faulty column with one redundant column. For the damaged diodes in columns 1 to $p-1$, two redundant columns are necessary. For example, when cell 11 fails, the column in the red dotted rectangle is replaced by the redundancy in another red dotted box. For the defective diode $D_{11}$, columns 1 and 2 in the blue dotted box are idle, and the redundant columns $p 1$ and $p 2$ are applied.


Figure 4.10 Fault tolerance with redundancy.

### 4.4.2 Fault Tolerance of Short-circuited Diodes and Failed SMs

Additionally, owing to the matrix configuration and flexible control, the converter can still obtain fault tolerance of cells and diodes without redundancy. When there are short-circuited cells or diodes, the converter can still work as represented in Fig 4.11 (a) and (b). When diode $D_{11}$ is short-circuited, its connecting rows 1 and 2 are inactive to block the damaged devices. The other cells still operate with the column interleaved strategy and the duty cycle $D_{p}$ of them is increased to obtain the normal output voltage with fewer working rows.

(a)

(b)

Figure 4.11 Fault tolerance when diode $D_{11}$ is short-circuited: (a) working mode 1; (b) working mode 2 .

### 4.4.3 Fault Tolerance of Open-circuited Diodes

Fault tolerance of open-circuited diode can be achieved as shown in Fig 4.12 (a) and (b). The fault tolerance operating group consists of the adjacent columns of the failed diode $D_{11}$, where the drive signals of cells in adjacent rows have a $180^{\circ}$ phase shift and the cells in the same row have the same signals. Then, the adjacent rows have opposite polarities, and the cells in the same rows have the same polarity. Therefore, all the cells in the faulty group are connected in series to block the damaged devices. To achieve the same terminal voltage, the output voltages of cells in the faulty group is half of that in the normal operation groups since the number of cells in series connection in the faulty group is twice larger than that in the normal operation group.


Figure 4.12 Fault tolerance when diode $D_{11}$ is open-circuited: (a) working mode 1; (b) working mode 2 .

### 4.4.4 DC Fault Tolerance

Furthermore, as illustrated in Fig 4.13, the diodes in the secondary circuits can be prevented from damage under DC fault condition, which is similar to the MMC converter by adding thyristors because they have a higher $\mathrm{I}^{2}$ t capacity compared with diodes.


Figure 4.13 Addition of thyristors to protect secondary diodes under DC fault.

### 4.5 Simulation Verification and Discussion

To verify the functionality of the proposed converter, a simulation model consisting of 6 rows $\times 6$ columns that is similar to the one shown in Fig 4.7 is built in the software PSIM. For the 6 columns, columns $1 \sim 4$ are active, while columns $5 \sim 6$ are redundant. Table 4.1 presents the simulation parameters.

Table 4.1 Simulation parameters.

| System Parameters | Values | Components | Values |
| :---: | :---: | :---: | :---: |
| Input Voltage | 100 V | Turns ratio 1:1:1:n | $1: 1: 1: 2$ |
| Output Voltage | 1500 V | Leakage inductance $L_{k}$ | $60 \mu \mathrm{H}$ |
| Battery | 125 V | Input inductor $L_{1}$ | 5 mH |
| Switching Frequency | 10 kHz | Inductor $L_{2}$ | 2 mH |
| Output Power | 5 kW | Clamp capacitor $C_{c}$ | $20 \mu \mathrm{~F}$ |

The steady-state waveforms of the converter are shown in Fig 4.14 and Fig 4.15. All cells in columns 1~4 work with the column interleaved strategy. The adjacent cells have the opposite voltage and current polarities. With 6 rows in the matrix structure, the power switches have low voltage stress, which is $1 / 6$ of the output voltage, and the voltage and current ratings of all diodes are as low as $1 / 6$ or $1 / 3$ of the output voltage and current respectively.

(b)

Figure 4.14 Steady-state waveforms with PV source: (a) voltage/current of basic cells; (b) voltage/current of diodes.


Figure 4.15 Steady-state waveforms of voltage/current of basic cells without PV source.

As illustrated in Fig 4.16, before turning on switch $S_{M 1}$ or $S_{C 1}$ in the primary circuits, the drain-source currents of both switches, $i_{d s M 1}$ and $i_{d s C 1}$ are negative which shows the currents flow through their parasitic diodes so that zero voltage turn-on is achieved for $S_{M 1}$ or $S_{C 1}$. Similarly, the switches $S_{M 2}$ and $S_{C 2}$ can also obtain ZVS due to symmetrical operation.


Figure 4.16 ZVS of switches in the primary circuit.
The voltage-current waveforms for switches $S_{1} \sim S_{4}$ are depicted in Fig 4.17 where $D_{b}$ is set as 0.5 . As shown in Fig 4.17 (a), when the battery is charged, the currents flow through the parasitic diodes of the corresponding switch before the switch is turned on so that ZVS is achieved. When the battery is discharged in Fig 4.17 (b), four switches still can be turned on with zero voltage due to the resonance between the inductance $L_{2}$ and the parasitic capacitors of switches. Therefore, all switches can achieve zero voltage turn-on, which significantly reduces the switching loss.

(b)

Figure 4.17 ZVS of switches in the battery side circuit: (a) battery is charged; (b) battery is discharged.

Fig 4.18 illustrates the fault tolerance capability with redundancy. At 0.1 s, columns $1 \sim 2$ are inactive in the case that there are fault cells in columns $1 \sim 2$ or diodes in columns $0 \sim 1$. Then the redundant columns $5 \sim 4$ start to work to guarantee the normal operation.


Figure 4.18 Fault tolerance operation with redundancy.
Fig 4.19 presents the fault tolerance operation without redundancy, where only columns 1~4 are active. In Fig 4.19 (a), when diode $D_{11}$ is short-circuited, the cells in rows $1 \sim 2$ are inactive at 0.1 s to block the defective component. The duty cycle of switches in primary circuits is modified according to Eq.(4.12) to maintain the normal output voltage. In Fig 4.19 (b), diode $D_{11}$ is open-circuited at 0.1 s. To isolate the failed components, the cells in the columns that are adjacent to $D_{11}$ work with the series interleaved strategy by changing the voltage polarities of the cells in column 1. Furthermore, the voltages of cells in the faulty group are reduced to half of that in the normal operation group to obtain the same terminal voltage.

(a)

(b)

Figure 4.19 Fault tolerance operation without redundancy; (a) without redundancy for $D_{11}$ short-circuit; (b) without redundancy for $D_{11}$ open-circuit.

### 4.6 Summary

A modular multi-port high power level DC/DC power converter applied for HVDC transmission of RESs is proposed in this chapter. Thanks to the multi-port configuration, ES can be integrated with HVDC system with low component count as well as high compactness, and the power is transferred within one conversion stage. Additionally, due to the modularity, the proposed converter can achieve high output voltage and power by adding SMs.

The performances of isolated MPCs, partial-isolated MPCs, MMCs with ES system and the proposed converter are compared. The proposed model appears to be more efficient and reliable, presenting the features of low switching loss, high DC voltage conversion ratio, high control flexibility and high reliability.

The simulation results verify the feasibility of the SM and the proposed converter.

## Chapter 5. Multi-OUTPUT LED DRIVER Integrated

## With 3-Switch Converter \& Passive Current

## Balance for Portable Application

Instead of multi-module converters, the following two chapters present the design of two converters that can satisfy the applications with a relatively low power level (several hundred watts). This chapter introduces the stacked switched-capacitor-based multi-port DC/DC converter applied in portable high illuminance ( 100 W ) LED applications such as camping lights. The converter should achieve the desired advantages of all power converters such as high compactness, high power efficiency, and low cost.

The switched capacitor structure is installed to obtain the high voltage step-up conversion ratio and the high compactness. Compared with employing two conventional converters, the proposed one uses one less active switch and hence the cost is reduced. Additionally, switching frequency of switches is 60 kHz , which reduces the weight and volume of passive components to ensure that the applications are portable. Furthermore, all switches could achieve low voltage stress and softswitching, which are effective methods to improve power efficiency. The installed transformers can increase the voltage gain and reduce the voltage stress of switches. Besides that, the leakage inductance of transformers is utilised to realise soft-switching of switches. Hence, the conduction loss and switching loss of switches are significantly reduced, and high power efficiency as $94.6 \%$ is achieved. Moreover, for LED applications, the passive current balancing circuit is employed to guarantee the currents of the LED strings are same. A prototype with a 24 V input voltage is designed, fabricated, and measured to verify the theoretical analysis.

### 5.1 Introduction

LED has enormous potential in replacing conventional lamps in residential, automotive, decorative and medical applications due to its advantageous features such as high power density, high luminous efficiency, long lifespan, mercury free and quick response $[17,18]$. For the high illuminance application scenarios, numerous LEDs are
connected in series or parallel. For series-connected LEDs, the high voltage stress is caused on the output capacitor and other insulation components. For parallelconnected ones, regulating the current through different LED strings requires the current balancing technology because of the LED's current-voltage characteristic and the negative temperature coefficient [19].

Achievement of high power efficiency while keeping high compactness of the whole system is still a challenge for LED drivers. To achieve high power density, the output capacitor of buck converter is removed, which decreases the power efficiency to under $90 \%$ [162]. Although the switched capacitor converter has a simple structure, the efficiency can only reach around $85 \%$ [163]. Fortunately, from the analysis of switched capacitor converters [164, 165], significant power loss can be avoided by employing inductors. Similarly, the flyback converter also has a simple structure and low power efficiency [166-168]. To increase its power efficiency, different types of snubber are utilised, but all of them have their deficiencies. For instance, active snubber [166] and TCR snubber [167] increase the circuit complexity and cost; RCD snubber [168] cannot recycle the leakage inductance power, which leads to hard-switching and causes massive switching loss. With at least two more inductors, LLC $[169,170]$ and CLCL topologies [171] can improve the power efficiency through achieving softswitching operation of active switches. These projects improve the power efficiency with the sacrifice of compactness, which is not an ideal trade-off.

Current regulating for different LED strings can be achieved by applying active CBCs [172, 173] and passive CBCs [174-177]. The active way demands at least one active switch for each output channel resulting in the large switching loss. To avoid high cost and power loss, the majority of current products adopt passive methods, which can be realised by employing inductors [174, 175] or capacitors [176, 177]. The inductor-based method uses transformers to balance the currents through different branches. However, the deviation of transformers and the output voltages will reduce the balance accuracy. The capacitor-based method can provide precise current balancing with high power density and low cost.

This study designs an LED driver with several merits, for instance, multi-output, high power efficiency, controllable brightness, and reduced component count. With these advantages, the driver is suitable for high power portable applications such as
camping lights, vehicle headlights and emergency lights, etc. The proposed LED driver is presented in Fig 5.1.


Figure 5.1 Equivalent topology of the proposed LED driver.
This chapter is organized as follows: Section 5.2 analyses the operation modes of the circuit; Section 5.3 discusses some main features of the topology; then Section 5.4 introduces the design guide; Section 5.5 presents the experiment results, and Section 5.6 gives the summary.

### 5.2 Operation Mode Discussion

The operation principles are discussed in this section. As depicted in Fig 5.1, the primary power stage consists of input DC voltage $V_{i n}$, three active switches $S_{0} \sim S_{2}$, two switched capacitors $C_{1} \sim C_{2}$, and two transformers $T_{1} \sim T_{2}$ with magnetic inductances $L_{m 1} \sim L_{m 2}$ as well as leakage inductances $L_{k 1} \sim L_{k 2}$. The three active switches, $S_{0}, S_{1}$, and $S_{2}$, control the two output ports: $S_{0} \& S_{1}$ for Port 1, and $S_{0} \& S_{2}$ for Port 2 . The two ports are identical CBCs. More precisely, Port 1 has three resonant capacitors $C_{r 10} \sim C r_{12}$, four diodes $D_{11} \sim D_{14}$, four output capacitors $C_{11} \sim C_{14}$, and four LED loads $L E D_{11} \sim L E D_{14}$.

Following assumptions are made to simplify the analysis.

1. All switches and diodes are ideal.
2. The transformers $T_{1}$ and $T_{2}$ are identical with the same voltage ratio of $n: 1$ and the secondary side referred leakage inductance $L_{k}$.
3. The input voltage is an ideal DC voltage.
4. The capacitance of the resonant capacitors $C_{r 10}, C_{r 11}, C_{r 12}, C_{r 20}, C_{r 21}$, and $C_{r 22}$ are equal.

$$
C_{r 10}=C_{r 11}=C_{r 12}=C_{r 20}=C_{r 21}=C r_{22}=C_{r} .
$$

5. Voltages of capacitors $C_{1} \sim C_{2}$ are constant.
6. Switches $S_{1}$ and $S_{2}$ have the same duty cycle, $D_{S 1}=D_{S 2}=D$.


Figure 5.2 Key waveforms of the proposed LED driver.
Fig 5.2 shows the key waveforms corresponding to the eight operating modes depicted in Fig 5.3. $V_{g s 0} \sim V_{g s 2}$ and $V_{d s 0} \sim V_{d s 2}$ are control signals and drain-to-source
voltages of switches $S_{0} \sim S_{2}$ respectively. $V_{T 1} \sim V_{T 2}$ are the primary voltages of transformers $T_{1} \sim T_{2} ; V_{C r 0} \sim V_{C r 2}$ are voltages of three resonant capacitors $C_{r 10} \sim C_{r 12}$; $i_{D 11} \sim i_{D 14}$ are currents through diodes $D_{11} \sim D_{14}$. The two passive CBCs have a similar operation so that the operation of Port2 is not discussed.



Figure 5.3 Operation Modes 1-8 of the proposed LED driver: (a) Mode 1 [ $\left.t_{0}-t_{1}\right]$; (b) Mode 2 [ $\left.t_{1}-t_{2}\right]$; (c) Mode 3 [ $\left.t_{2}-t_{3}\right]$; (d) Mode 4 [ $\left.t_{3}-t_{4}\right]$; (e) Mode 5 [ $\left.t_{4}-t_{5}\right]$; (f) Mode 6 [ $t_{5}$ $\left.t_{6}\right] ;$ (g) Mode $7\left[t_{6}-t_{7}\right]$; (h) Mode $8\left[t_{7}-t_{8}\right]$.

According to the volt-second balance, the voltage across $C_{1} \sim C_{2}$ can be obtained.

$$
\begin{gather*}
V_{C} \cdot D \cdot T_{s}=\left(V_{i n}-V_{C}\right) \cdot(1-D) \cdot T_{s}  \tag{5.1}\\
V_{C}=V_{i n}(1-D) \tag{5.2}
\end{gather*}
$$

Where $D=t_{o n} / t_{s}$ and $t_{o n}$ is the on-time of switches $S_{1} \sim S_{2}$ in each switching cycle.
Mode 1 [ $\left.t_{0}-t_{1}\right]$ : At time $t_{0}$, the switch $S_{0}$ is turned on, and the switch $S_{1}$ is off. The voltage across the transformer $T_{1}$ is $V_{i n}-V_{c}$. The current through $L_{m 1}$ keeps increasing linearly until $t_{2}$.

$$
\begin{equation*}
i_{L m 1}(t)=\frac{V_{i n}-V_{C}}{L_{m 1}}\left(t-t_{0}\right) \tag{5.3}
\end{equation*}
$$

At time $t_{0}$, the total voltage across $C_{r 10}, C_{r 11}$ and $C_{11}$ is lower than that of $C_{r 12}$ and $C_{14}$.

$$
\begin{equation*}
v_{C r 10}\left(t_{0}\right)+v_{C r 11}\left(t_{0}\right)+V_{C 11}<v_{C r 12}\left(t_{0}\right)+V_{C 14} \tag{5.4}
\end{equation*}
$$

Therefore, $D_{11}$ is firstly forward biased to transfer power to $L E D_{11}$, and $C_{r 10}$ and $C_{r 11}$ are charged. The state equations of this mode are obtained as:

$$
\left\{\begin{array}{c}
L_{k 1} \frac{d i_{S 1}}{d t}=\frac{V_{i n}-V_{C}}{n}-v_{C r 10}-v_{C r 11}-V_{C 11}  \tag{5.5}\\
i_{S 1}(t)=i_{C r 10}(t)=i_{C r 11}(t) \\
i_{C r 10}(t)=C_{r 10} \frac{d v_{C r 10}}{d t} \\
i_{C r 11}(t)=C_{r 11} \frac{d v_{C r 11}}{d t} \\
i_{C r 12}(t)=0
\end{array}\right.
$$

With Eq.(5.5), the secondary side current and the voltages across capacitors $C_{r 10}$, $C_{r 11}$ and $C_{r 12}$ can be calculated as:

$$
\left\{\begin{array}{c}
v_{C r 10}(t)=-\frac{\Delta v_{C r \text {-ini }}}{2} \cos \omega_{a}\left(t-t_{0}\right)+\frac{\Delta v_{C r-\text { ini }}}{2}+v_{C r 10}\left(t_{0}\right)  \tag{5.6}\\
v_{C r 11}(t)=-\frac{\Delta v_{C r \text {-ini }}}{2} \cos \omega_{a}\left(t-t_{0}\right)+\frac{\Delta v_{C r-\text { ini }}}{2}+v_{C r 11}\left(t_{0}\right) \\
i_{S 1}=i_{C r 11}(t)=\frac{\Delta v_{C r \text {-ini }}}{Z_{n}} \sin \omega_{a}\left(t-t_{0}\right)
\end{array}\right.
$$

Where $\Delta v_{C r-i n i}=\left(V_{i n}-V_{C}\right) / n-v_{C r 10}-v_{C r 11}-V_{C 11}$ is the voltage across the leakage inductance $L_{k 1}$ at time $t_{0} . Z_{n}$ is the characteristic impedance of the resonant tank formed by $L_{k 1}, C_{r 10}$, and $C_{r 11} ; \omega_{a}$ is the resonant angular frequency. $z_{n}=\sqrt{L_{k} / 0.5 C_{r}}$ and $\omega_{a}=1 / \sqrt{0.5 L_{k} C_{r}}$. At time $t_{1}$, the total voltage across $C_{r 10}, C_{r 11}$ and $C_{11}$ is the same as that of $C_{r 12}$.

$$
\begin{equation*}
v_{C r 10}\left(t_{1}\right)+v_{C r 11}\left(t_{1}\right)+V_{C 11}=v_{C r 12}\left(t_{1}\right)+V_{C 14} \tag{5.7}
\end{equation*}
$$

Then, $D_{14}$ is conducted. The time duration of Mode 1 is determined as:

$$
\begin{equation*}
\tau_{1}=\frac{1}{\omega_{a}} \arccos \left(\frac{\left(V_{i n}-V_{C 1}\right) / n-v_{C r 12}\left(t_{0}\right)-V_{C 14}}{\Delta v_{C r-\text { ini }}}\right) \tag{5.8}
\end{equation*}
$$

Mode 2 [ $\left.t_{1}-t_{2}\right]$ : From $t_{1}, D_{14}$ begins to be forward biased, and the power is transferred to $L E D_{11}$ and $L E D_{14}$. In the secondary circuit, the resonant tank is composed of $C_{r 10}$, $C_{r 11}, C_{r 12}$ and $L_{k 1}$ in this mode. The state equation of Mode 2 is:

$$
\left\{\begin{array}{c}
L_{k 1} \frac{d i_{s 1}(\mathrm{t})}{d t}=\frac{V_{i n}-V_{C 1}}{n}-v_{C r 10}-v_{C r 11}-V_{C 11} \\
=\frac{V_{i n}-V_{C 1}}{n}-v_{C r 12}-V_{C 14} \\
i_{s 1}(\mathrm{t})=i_{C r 10}(\mathrm{t})+i_{C r 12}(\mathrm{t})=i_{C r 11}(\mathrm{t})+i_{C r 12}(\mathrm{t})  \tag{5.9}\\
i_{C r 12}(\mathrm{t})=C_{r 12} \frac{d v_{C r 12}(\mathrm{t})}{d t} \\
i_{C r 10}(\mathrm{t})=C_{r 10} \frac{d v_{C r 10}(\mathrm{t})}{d t}=i_{C r 11}(\mathrm{t})=C_{r 11} \frac{d v_{C r 11}(\mathrm{t})}{d t}
\end{array}\right.
$$

According to Eq.(5.9), the secondary current $i_{s 1}$ is derived as:

$$
\begin{equation*}
i_{s 1}(t)=1.5 i_{C r 1}=3 i_{C r 2}=\frac{k \Delta v_{C r-\text { ini }}}{Z_{n}} \sin \left[\omega_{b}\left(t-t_{1}\right)+\theta\right] \tag{5.10}
\end{equation*}
$$

The time duration of Mode 2 is:

$$
\begin{equation*}
\tau_{2}=t_{o f f}-t_{1} \tag{5.11}
\end{equation*}
$$

Where $t_{\text {off }}$ is the off-time of switches $S_{1}$ and $S_{2} ; k=\sin \omega_{a} \tau_{1} / \sin \omega b \tau_{c o m}, \theta=\pi-\omega b \tau_{c o m}$ is the initial phase of $i_{s}$ at $t_{1}, \omega_{b}=1 / \sqrt{1.5 L_{k} C_{r}}$ is the resonant angular frequency according to Fig 5.3 (b) and $\tau_{\text {com }}=t_{\text {com }}-t_{1} . t_{\text {com }}$ is the time taken for the resonant tank to achieve completing resonance, and $t_{c o m}$ can be derived as:

$$
\begin{align*}
t_{c o m} & =\tau_{\mathrm{com}}+\tau_{1} \\
& =\frac{\pi-\theta}{\omega_{b}}+\frac{1}{\omega_{a}} \arccos \left(\frac{\left(V_{i n}-V_{C 1}\right) / n-v_{C r 12}\left(t_{0}\right)-V_{C 14}}{\Delta v_{C r-\mathrm{ini}}}\right) \tag{5.12}
\end{align*}
$$

Mode $3\left[t_{2}-t_{3}\right]: S_{2}$ is turned off at time $t_{2}$. During Mode 3, the parasitic capacitor of $S_{1}$ is discharged while the parasitic capacitor of $S_{2}$ is charged. The voltage across $S_{1}$ drops from $V_{\text {in }}$ to zero to achieve ZVS operation. The resonant processes of the power stage are given below.

$$
\left\{\begin{array}{l}
L_{m 1} \frac{d i_{L m 1}(t)}{d t}=v_{d s 1}(t)-V_{C 1}  \tag{5.13}\\
L_{m 2} \frac{d i_{L m 2}(t)}{d t}=V_{i n}-v_{d s 2}(t)-v_{d s 1}(t)-V_{C 2} \\
i_{p 2}-i_{p 1}=2 \cdot C_{s} \cdot \frac{d v_{d s 1}(t)}{d t}
\end{array}\right.
$$

Where $C_{s}$ represents the parasitic capacitance of the active switches.

Modes $4 \sim 5$ [ $\left.t_{3}-t_{5}\right]$ : At time $t_{3}$, switch $S_{1}$ is turned on with ZVS. During Modes 4~5, transformer $T_{1}$ is powered by capacitor $C_{1}$, and the polarity of the voltage across $T_{1}$ is opposite to that of Modes 1~3. The current through $L_{m 1}$ keeps decreasing linearly.

$$
\begin{equation*}
i_{L m 1}(t)=i_{L m 1}\left(t_{3}\right)-\frac{V_{C 1}}{L_{m 1}}\left(t-t_{3}\right) \tag{5.14}
\end{equation*}
$$

Modes 4~5 is similar to Modes 1~2 except that the three resonant capacitors given reference of the capacitors here are discharged due to the reversed power flow direction. During Mode $4, D_{12}$ is firstly forward biased to transfer power from input to $L E D_{12}$. At $t_{4}, v_{C r 0}+v_{C r 2}+V_{C 12}=v_{C r 1}+V_{C 13}$, and $D_{13}$ is conducted when the power is transferred to $L E D_{12}$ and $L E D_{13}$.

Mode $6\left[t_{5}-t_{6}\right]$ : $S_{0}$ is turned off at $t_{5}$. Energy stored in the parasitic capacitor of $S_{2}$ is released while the parasitic capacitor of $S_{0}$ is charged. The resonant process can be expressed as:

$$
\begin{equation*}
i_{s 1}(t)=1.5 i_{C r 1}=3 i_{C r 2}=\frac{k \Delta v_{C r-i n i}}{Z_{n}} \sin \left[\omega_{b}\left(t-t_{1}\right)+\theta\right] \tag{5.15}
\end{equation*}
$$

Mode 7 [ $\left.t_{6}-t_{7}\right]$ : At $t_{6}$, switch $S_{2}$ is turned on with zero voltage. Mode 6 takes a relatively short time that can be neglected. Mode 7 is a continuation of Mode 5.

Mode $8\left[t_{7}-t_{8}\right]: S_{1}$ is turned off at $t_{7}$. The parasitic capacitor of $S_{0}$ is discharged while the parasitic capacitor of $S_{1}$ is charged. The voltage across $S_{0}$ is decreased with the rising of the voltage across $S_{1}$. Therefore, at the start of the next switching cycle, $S_{0}$ can achieve ZVS. The resonant process in Mode 8 can be expressed by the following equations:

$$
\left\{\begin{array}{l}
L_{m 1} \frac{d i_{L m 1}(t)}{d t}=V_{i n}-v_{d s 0}(t)-V_{C 2}  \tag{5.16}\\
i_{p 1}=2 \cdot C_{s} \cdot \frac{d v_{d s 1}(t)}{d t}
\end{array}\right.
$$

### 5.3 Topology Characteristics Analysis

### 5.3.1 Passive Current Balancing

By the charge balance of resonant capacitors, energy charged to $C_{r 11}$ through $D_{11}$ in Modes 1~3 equals to the energy discharged from $C_{r 11}$ through $D_{13}$ in Modes 5~8.

Because Modes 3, 6 and 8 are very short, they are ignored in this discussion. The balance of $C_{r 11}$ is between Modes 1~2,5 and 7. The average current of $D_{11}$ and $D_{13}$ in a switching cycle $T_{s}$ is:

$$
\begin{equation*}
i_{D 11-\text { avg }}=\frac{Q_{11-c h}}{T_{s}}=\frac{Q_{11-d i s}}{T_{s}}=i_{D 13-a v g} \tag{5.17}
\end{equation*}
$$

Where $Q_{11 \_c h}$ is the energy charged to $C_{r 11}$ in Modes 1~2 and $Q_{11 \_ \text {dis }}$ is the energy discharged from $C_{r 11}$ in Modes 5 and 7.

Similarly, the charge balance of $C_{r 10}$ is achieved through $D_{11}$ and $D_{12} . C_{r 12}$ is charged through $D_{14}$ and discharged through $D_{12}$. Then, Eq.(5.18) ~ (5.19) are obtained as:

$$
\begin{align*}
& i_{D 11-\text {-vvg }}=\frac{Q_{10-c h}}{T_{s}}=\frac{Q_{10-d i s}}{T_{s}}=i_{D 12-a v g}  \tag{5.18}\\
& i_{D 14-a v g}=\frac{Q_{12-c h}}{T_{s}}=\frac{Q_{12-d i s}}{T_{s}}=i_{D 12-a v g} \tag{5.19}
\end{align*}
$$

Therefore, according to Eq.(5.17)~(5.19), the relationship among average currents of diodes $D_{11} \sim D_{14}$ are shown as:

$$
\begin{equation*}
i_{D 11-\text { avg }}=i_{D 12-\text { avg }}=i_{D 13-\text { avg }}=i_{D 14-\text { avg }} \tag{5.20}
\end{equation*}
$$

Additionally, because the output capacitors $C_{11} \sim C_{14}$ are large enough, the four output currents and the notations of the four currents equal to the diodes average currents, respectively. Hence:

$$
\begin{equation*}
i_{L E D 11}=i_{L E D 12}=i_{L E D 13}=i_{L E D 14} \tag{5.21}
\end{equation*}
$$

Owing to the CBC, the currents of the four LED loads are balanced. Moreover, in accordance with Eq.(5.17) (5.20), non-ideal factors of $C_{r 10}, C_{r 11}$ and $C_{r 12}$ are tolerable.

### 5.3.2 Operation of Resonant Capacitors

According to the operations in Modes 1~2 and 4~7, power is delivered to the four output channels through four paths, which are $C_{\mathrm{r} 10}-C_{\mathrm{r} 11}-L E D_{11}, C_{\mathrm{r} 12}-L E D_{14}, C_{\mathrm{r} 10}-C_{\mathrm{r} 12}-$ $L E D_{12}$ and $C_{\mathrm{r} 11}-L E D_{13}$. When $S_{1}$ is open, $C_{\mathrm{r} 10}-C_{\mathrm{r} 11}$ and $C_{\mathrm{r} 12}$ are charged. When $S_{1}$ is closed, $C_{\mathrm{r} 10}-C_{\mathrm{r} 12}$ and $C_{\mathrm{r} 11}$ are discharged. Based on the current balancing analysis, the average current through $L E D_{11}$ and $L E D_{14}$ are equal. Therefore, Eq.(5.22) is derived.

$$
\begin{align*}
& \frac{0.5 C_{r}\left(\Delta v_{C r 10-\text { charge }}+\Delta v_{C r 11-\text { charge }}\right)}{T_{s}}=\frac{C_{r} \Delta v_{C r 12-\text { charge }}}{T_{s}}  \tag{5.22}\\
& \rightarrow \Delta v_{C r 10-\text { charge }}+\Delta v_{C r 11-\text { charge }}>\Delta v_{C r 12 \text {-charge }}
\end{align*}
$$

Hence, at time $t_{0}$, Eq.(5.4) is verified. After $t_{0}$, the power is delivered to $L E D_{11}$ firstly and then to $L E D_{14}$. Similarly, when $S_{1}$ is turned on, the power is transferred to $L E D_{12}$ firstly and then to $L E D_{13}$.

### 5.3.3 Control System

As illustrated in Fig 5.4 (a), currents through all LED strings in Port 1 and Port 2 are controlled by the PWM control where two individual PI compensators are adopted. Due to the current balancing characteristic, the currents through four LED strings in port $1 L E D_{11} \sim L E D_{14}$ have the same value as $i_{o 1}$, and the value of currents through four LED strings $L E D_{21} \sim L E D_{24}$ is $i_{o 2}$. To collect output current $i_{o 1}$ and $i_{o 2}$, two sample resistors $R_{s 1}$ and $R_{\mathrm{s} 2}$ are series connected to one LED string in each port respectively. Thus, $i_{o 1}$ and $i_{o 2}$ will be regulated as $V_{o 1, \text { re }} / R_{s 1}$ and $V_{o 2, \text { ref }} / R_{s 2}$. The control variables $a$ and $b$ are received from the two individual PI compensators according to the error voltage between reference voltages $V_{o 1, \text { ref }} V_{o 2, \text { ref }}$ and voltages $V_{o 1}$ and $V_{o 2}$ across sample resistors $R_{s 1}$ and $R_{s 2}$.

As shown in Fig 5.4 (b), the control signals for switches $S_{0}, S_{1}$ and $S_{2}$ are obtained by comparison of $\left(a+b, V_{t 1}\right),\left(V_{t 1}, a\right)$ and $\left(V_{t 2}, b\right)$ respectively. $D_{S 0}, D_{S 1}$, and $D_{S 2}$ are the duty cycles of three switches. Compared with the sawtooth $V_{t 1}, V_{t 2}$ is $a \times T_{s}$ delayed. To achieve the same operation of two ports, $V_{o 1, \text { ref }}=V_{o 2, \text { ref }}$ and $R_{s 1}=R_{s 2}$ so that the control variables $a=b$ and $D_{S 1}=D_{S 2}$. The duty cycle of three switches can be calculated by (23).

$$
\left\{\begin{array}{l}
D_{S 1}=1-a  \tag{5.23}\\
D_{S 2}=1-b \\
D_{S 0}=a+b
\end{array}\right.
$$



Figure 5.4 Control systems: (a) control system schematic; (b) control signals for three switches.

To adjust the brightness, the switch $S_{2}$ can be short-circuited by an external wire so that there is no power transferred to Port 2. The variable c becomes to zero. Therefore, the LED driver can provide two-stage brightness: $100 \%$ when both $S_{1}$ and $S_{2}$ are working and $50 \%$ when only $S_{1}$ or $S_{2}$ is operating. Furthermore, the driver also
increases reliability because of the two individual PI compensators and two isolated ports.

### 5.3.4 Soft-switching Analysis

As illustrated in Fig 5.5, all three power switches can achieve ZVS turn on. In Mode 3, before the switch $S_{1}$ is turned on, the energy stored in the parasitic capacitor of switch $S_{1}$ is released to zero. Then, the body diode of the switch is forward biased to conduct $S_{1}$ with zero voltage. Furthermore, because $L_{m 1}$ and $L_{m 2}$ are large enough, the parasitic capacitor of $S_{1}$ can be discharged completely. According to Eq.(5.13), if the dead time $t_{d s 1}$ is shorter than $t_{3}-t_{2}, S_{1}$ can achieve ZVS operation. Similarly, in Eq.(5.15)~(5.16), if the dead time $t_{d s 2}$ is shorter than $t_{6}-t_{5}, S_{2}$ can obtain ZVS; $S_{0}$ can achieve ZVS when $t_{d s 0}<t_{8}-t_{7}$.


Figure 5.5 ZVS turn on of three switches in simulation.

$$
\left\{\begin{array}{c}
t_{d s 1}>\tau_{3}=\frac{2 \cdot C_{s} \cdot V_{i n}}{i_{L m 1}\left(t_{3}\right)-i_{L m 2}\left(t_{3}\right)}  \tag{5.24}\\
t_{d s 2}>\tau_{6}=\frac{2 \cdot C_{s} \cdot V_{i n}}{i_{L m 2}\left(t_{6}\right)} \\
t_{d s 0}>\tau_{8}=\frac{2 \cdot C_{s} \cdot V_{i n}}{-i_{L m 1}\left(t_{8}\right)}
\end{array}\right.
$$

Where $\tau_{3}$ is the time duration of mode 3 ; $\tau_{6}$ is the time duration of mode $6 ; \tau_{8}$ is the time duration of Mode 8.

### 5.3.5 Expandable Topology

As illustrated in Fig 5.6, the converter can be extended in the output channels by adding resonant capacitors. According to the current balancing operation, one phase leg requires one resonant capacitor, e.g. $C_{r 11} \sim C_{r 12}$ for phase leg 1~2 respectively, and one more resonant capacitor, e.g. $C_{r 10}$ is connected between the two phase legs. Hence, by adding $2 n-1$ resonant capacitors, $2 n$ output channels can be achieved.


Figure 5.6 Expandable topology.

### 5.4 Design Guide

This section introduces the design considerations including the relationship among switching frequency, leakage inductor and the resonant capacitors, as well as the operating characteristics of components.

### 5.4.1 Passive Current Balancing

The average input current can be calculated as:

$$
\begin{equation*}
i_{i n-a v g}=\frac{t_{\text {off }} \cdot i_{p 1}\left(t_{2}\right)}{2} \cdot \frac{2}{T_{s}} \tag{5.25}
\end{equation*}
$$

The output power can be derived as:

$$
\begin{equation*}
i_{i n-a v g}=\frac{t_{\text {off }} \cdot i_{p 1}\left(t_{2}\right)}{2} \cdot \frac{2}{T_{s}} \tag{5.26}
\end{equation*}
$$

With the analysis and the trade-off between power dissipation in the active switches and transformers, the switching frequency is set at 60 kHz in the experiment. To achieve ZVS turn-on of switches, the on/off time of switches should be larger than the resonant time based on $\omega_{a}$ and $\omega_{b}$ so that there is always primary current $i_{p}$ to discharge the parasitic capacitance of active switches. Moreover, the off-time of two switches $S_{1}$ and $S_{2}$ are shorter than their on-time. Hence, according to Eq.(5.12), the following equation can be obtained as:

$$
\begin{align*}
t_{o f f} & <t_{c o m} \rightarrow \\
L_{k} C_{r} & >\frac{t_{o f f}^{2}}{0.5 \cdot A^{2}+1.5 \cdot(\pi-\theta)^{2}+\sqrt{3} \cdot A \cdot(\pi-\theta)} \tag{5.27}
\end{align*}
$$

Where $A=\arccos \left\{\left[\left(V_{i n}-V_{C 1}\right) / n-v_{C r 12}\left(t_{0}\right)-V_{C 14}\right] / \Delta v_{C r-i n i}\right.$.
However, with a large leakage inductance, the secondary current $i_{s}$ cannot recover to zero immediately after the turn-on/off of active switches. Hence, the leakage inductance is finally chosen as $9 \mu \mathrm{H}$, and the $3.3 \mu \mathrm{~F}$ resonant capacitance $C_{r}$ is designed to satisfy Eq.(5.27).

Based on the primary side referred leakage inductance and switching frequency, the minimum value of switched capacitors is determined according to:

$$
\begin{equation*}
C_{r}>\frac{1}{4 \pi^{2} f_{s}^{2}\left(L_{k} / n^{2}\right)} \tag{5.28}
\end{equation*}
$$

For switched capacitor $C_{1} \sim C_{2}$, a large capacitance can reduce their voltage ripple. However, to reduce the volume of the proposed converter, the switched capacitors are designed as $20 \mu \mathrm{~F}$.

### 5.4.2 Maximum Voltage and Current of Switches

As shown in Fig 5.3, the maximum voltage of three switches equals the input voltage $V_{i n}$ when the corresponding switch is off. With the primary currents, the current of switch $S_{1}$ can be obtained as:

$$
\begin{align*}
i_{s 1}(t) & =i_{p 2}(t)-i_{p 1}(t) \\
& =\frac{1}{n} i_{s 2}(t)+i_{L m 2}(t)-\frac{1}{n} i_{s 1}(t)-i_{L m 1}(t)  \tag{5.29}\\
& \approx \frac{1}{n}\left(i_{s 2}(t)-i_{s 1}(t)\right)
\end{align*}
$$

Due to the large magnetic inductances and the voltage clamping transformers, the currents through magnetic inductances are ignored. According to the operation mode discussion, the current through $S_{1}$ reaches its maximum value in the interval [ $\left.t_{3} \sim t_{5}\right]$. Additionally, the maximum current of switch $S_{2}$ is obtained at time $t_{7}$, which has the same value as that of $S_{1}$. Moreover, the current through $S_{0}$ is either $i_{p 1}$ or $i_{p 2}$. Therefore, the maximum current value can be derived as:

$$
\left\{\begin{array}{c}
i_{d s 0_{-} \max }=\frac{k \Delta v_{C r-\text { ini }}}{n \cdot Z_{n}}  \tag{5.30}\\
i_{d s 1_{\_} \max }=i_{d s 2^{2} \max }=\frac{k \Delta v_{C r-\text { ini }}}{n \cdot Z_{n}}-\frac{k \Delta v_{C r-\text { ini }}^{\prime}}{n \cdot Z_{n}}
\end{array}\right.
$$

Where $\Delta v^{\prime}{ }_{C r-i n i}=-V_{C 1} / n-v_{C r 10}+v_{C r 12}-V_{C 12}$ indicates the voltage across leakage inductance $L_{k 1}$ at time $t_{4}$.

### 5.4.3 Voltage Variation of Resonant Capacitors

According to Eq.(5.17)~(5.19) and (5.22), Eq.(5.31) can be derived as:

$$
\left\{\begin{array}{l}
Q_{C r 10 c h}=Q_{C r 10 d i s}=Q_{C r 11 c h}=Q_{C r 11 d i s}=Q_{C r 12 c h}=Q_{C r 12 d i s}  \tag{5.31}\\
\Delta v_{C r 10-A}+\Delta v_{C r 10-B}=\Delta v_{C r 11-A}+\Delta v_{C r 11-B}=\Delta v_{C r 12-A}+\Delta v_{C r 12-B}
\end{array}\right.
$$

Where $\Delta v_{c r-\mathrm{A}}$ and $\Delta v_{c r-\mathrm{B}}$ are the voltage change of corresponding switches in mode 1 and 2 respectively. Additionally, in mode $2, i_{C r 12}(t)=2 i_{C r 10}(t)=2 i_{C r 11}(t)$, hence:

$$
\begin{equation*}
Q_{C r 12 c h}=2 Q_{B_{-} c h}=2 \operatorname{Cr} \Delta v_{C r 10-B}=2 C r \Delta v_{C r 11-B} \tag{5.32}
\end{equation*}
$$

Where $Q_{B_{-} \text {ch }}$ indicates the energy stored in $C_{r 10}$ or $C_{r 11}$ in mode 2 and $Q_{A_{-} \text {ch }}$ is the energy stored in $C_{r 10}$ or $C_{r 11}$ in mode 1. Then the relationship among the voltage and energy variation of three resonant capacitors can be obtained:

$$
\left\{\begin{array}{l}
Q_{A_{-} c h}=Q_{B_{-} c h}=0.5 Q_{c h}  \tag{5.33}\\
\Delta v_{C r 10-A}=\Delta v_{C r 10-B}=\Delta v_{C r 11-A}=\Delta v_{C r 11-B}=\Delta v_{C r 12-A}=\Delta v_{C r 12-B}=\Delta v_{C r}
\end{array}\right.
$$

Depend on Eq.(5.8), (5.10), and (5.33), the following equation is obtained by:

$$
\begin{align*}
& C_{r} \Delta v_{C r}=Q_{c h A}=Q_{c h B} \rightarrow \\
& \int_{t_{0}}^{t_{1}} \frac{3 \Delta v_{C r-\text { ini }}}{\mathrm{Z}_{n}} \sin \omega_{a}\left(t-t_{0}\right) d t=\int_{t_{1}}^{t_{2}} \frac{k \cdot \Delta v_{C r-\text { ini }}}{\mathrm{Z}_{n}} \sin \left[\omega_{b}\left(t-t_{1}\right)+\theta\right] d t \tag{5.34}
\end{align*}
$$

With the assumption $C_{r 10}=C_{r 11}=C_{r 12}=C_{r}$, variables in Eq.(5.34) can be obtained as $\theta=1.37 \mathrm{rad}$ and $k=0.962$.

### 5.5 Experiment Verification and Comparison Results

### 5.5.1 Hardware



Figure 5.7 Prototype of the proposed LED driver.
To test and verify the performance of the designed LED driver, a prototype with 24 V DC input is built and displayed in Fig 5.7. Besides the proposed converter, main power supply as the input power source, auxiliary power supply to for control board
and MOSFET driver, oscilloscope, and the load LED strings are used to conduct the experiment.

Table 5.1 shows the elements employed in the prototype. The power efficiency of this prototype can reach $94.6 \%$ with 60 kHz switching frequency. Because of the similar operation of the two ports, only the experiment results of the primary power stage and Port 1 are illustrated.

Table 5.1 Experiment parameters.

| Symbol | Definition | Value |
| :---: | :---: | :---: |
| $V_{\text {in }}$ | Input voltage | 24 V |
| $P_{\text {out }}$ | Output power | 100 W |
| $C_{r}$ | Resonant capacitor | $3.3 \mu \mathrm{~F}$ |
| $C_{\text {out }}$ | Output capacitor | $440 \mu \mathrm{~F}$ |
| $C_{1 i} \sim C_{2 i}$ | Converter capacitor | $20 \mu \mathrm{~F}$ |
| $C_{1} \sim C_{2}$ | Output voltage | 30.8 V |
| $V_{\text {out }}$ | Output current | 0.4 A |
| $i_{\text {out }}$ |  |  |
| Transformer: | Voltage ratio | $1: 3$ |
| $n$ | Magnetic inductance | $203 / 201 \mu \mathrm{H}$ |
| $L_{m}$ | Leakage inductance | $8.27 / 8.46 \mu \mathrm{H}$ |
| $L_{k}$ | PQ3525 | $/$ |
| $C_{o r e}$ | Semiconductor components: |  |
| $S_{0} \sim S_{2}$ | SFP65N06 | $/$ |
| $D_{l i} \sim D_{2 i}$ | MBR20100CT | $/$ |

### 5.5.2 Experiment Results

Fig 5.8 shows the voltages and primary currents of the two transformers. The experimental waveform is consistent with that in the theoretical analysis. When $S_{1}$ is closed, the voltages of transformer $T_{1}$ is negative as $-V_{c}$, and the current $i_{p 1}$ keeps decreasing. When $S_{1}$ is open, the voltage across transformer $T_{1}$ is positive as $V_{i n}-V_{c}$, and the current $i_{p 1}$ keeps increasing. Due to the large magnetic inductance, the primary side current $i_{p 1}$ is mainly affected by the secondary side current $i_{s 1}$. Moreover, due to the same reason, there is a delay for $i_{p 1}$ to recover to zero after the switch's states changed. Port 2 has a similar operation based on the on/off states of switch $S_{2}$. Additionally, when $S_{0}$ is off, the voltages of both transformers are negative.


Figure 5.8 Currents and voltages of transformers $T_{1} \sim T_{2}$.
As illustrated in Fig 5.9, the ZVS operations of active switches are verified. For example, the drain-source $i_{d s 1}$ increases to $i_{p 2}-i_{p 1}$ after $S_{1}$ is closed; when $S_{0}$ is open, $i_{d s 1}$ drops to $-i_{p 1}$. The drain-source current $i_{d s}$ flows through the parasitic diode before the turn-on of the corresponding switch and ZVS turn-on of the switch is achieved so that the switching loss is significantly decreased.

(a)


Figure 5.9 ZVS operation of the three MOSFET switches: (a) $S_{0}$; (b) $S_{1}$; (c) $S_{2}$.
In Fig 5.10, the charge and discharge processes of the resonant tank are tested and shown. The two pairs of diodes, $D_{11} \& D_{14}$ and $D_{12} \& D_{13}$ have the same operations. In Fig 5.10 (a), $D_{14}$ is conducted after $D_{11}$ with a time delay as $\tau_{1}$, and then they are reverse biased at the same time. Additionally, according to Fig 5.10 (b), $C_{r 10}$ and $C_{r 11}$ are charged before $C_{r 12}$. Then, $C_{r 10}$ and $C_{r 12}$ are discharged before $C_{r 11}$. The voltages across $C_{r 11}$ and $C_{r 12}$ are always positive; however, for $C_{r 10}$, the voltage crosses zero at $t_{1}$ and $t_{4}$ when the voltages of two branches are equal. The Fig 5.10 (c) displays the constant balanced output currents of the four output channels in Port 1.


Figure 5.10 Current balance operation based on resonant capacitors: (a) currents through the diodes D11~D14; (b) voltages of resonant capacitors $\mathrm{Cr} 10 \sim \mathrm{Cr} 12$; (c) output currents through four LED loads LED11~LED14.

The power efficiency of the LED driver is recorded under different input voltage values as shown in Fig 5.11. The red line with diamond markers is obtained when both switches $S_{1}$ and $S_{2}$ are working with 8 LED strings. The blue line with triangle markers is obtained when only switch $S_{1}$ is working with 4 LED strings in Port 1 . The output power in the case presented by the blue line is half of that by the red line. With 8 LED strings, the efficiency can reach the highest point at $94.6 \%$.


Figure 5.10 Power efficiency curve of the proposed LED driver.

### 5.5.3 Comparison Results

Comparison results in terms of design complexity, power efficiency, and output power scale are shown in Table 5.2. The non-isolated LED driver with switched capacitor [163] has the most straightforward design and fewest components. The LED driver with a flyback converter [167] uses only one active switch to achieve high compactness. However, their power efficiency is less than $90 \%$, and they are preferred for low power application. For high illuminance applications, [171] and [174] can achieve the power efficiency of around $95 \%$. However, two external inductors are applied in [171] to compose the CLCL resonant tank, which increases the design complexity and volume. Thanks to the transformers installed for current balancing among different LED strings, [174] is suitable for high power applications, while the non-ideal factors of those transformers result in high control complexity. From the aforementioned characteristic analysis, the proposed LED driver can achieve a high efficiency as $94.6 \%$ with the reduced component count. Additionally, the current
balancing of LED strings is obtained by resonant capacitors whose values are not necessary to be the same.

Table 5.2 Comparison of the proposed and other LED drivers.

| LED drivers | Design <br> complexity | Power <br> efficiency | Output <br> power |
| :---: | :---: | :---: | :---: |
| Switched capacitor [163] | Low | $83 \%$ | 4.85 W |
| Flyback converter [167] | Low | $90 \%$ | 8 W |
| CLCL resonant [171] | Medium | $94.5 \%$ | 100 W |
| Inductor-based CBC | High | $96.4 \%$ | 80 W |
| [174] | Low | $94.6 \%$ | 100 W |
| Proposed |  |  |  |

### 5.6 Summary

This study proposes a novel LED driver designed for portable applications. The primary power stage uses only 3 active switches which is one less than conventional separate 2 output isolated converters. The following advantages are achieved:

- High power efficiency: thanks to the ZVS turn-on and passive CBCs, high power efficiency as $94.6 \%$ is obtained.
- Low design complexity: the power stage uses only two magnetic components and two capacitors to achieve ZVS for all active switches. The current balancing operation is achieved due to the three resonant capacitors. Additionally, compared with a conventional two isolated output converter, the proposed one uses one less active switch.
- Multiple outputs: because of the two separate ports power stage and the two CBCs, the driver provides eight LED output-channels, which are divided into two parts with the same structure.

Experiment results are presented to verify the ZVS of active switches, the operation of two isolated ports and the balanced output currents of the proposed LED driver. This project is suitable for high power portable applications such as camping lights, vehicle lights and emergency lights.

## Chapter 6. A Three-Switch-Based Single-Input

## Dual-Output Converter with Simultaneous Boost

## \& Buck Voltage Conversion

Due to the integration of components, multi-port converters can use fewer elements to achieve a similar performance as applying multiple single-input single-output (SISO) converters. Hence, the cost is reduced. With the increasing demand of applications that have various output voltages such as EV, HEV, personal computers, and micro-grid systems, the single-input multi-output (SIMO) converter with fewer components is becoming the cost-effective option instead of employing multiple SISO converters. However, SIMO converters have cross regulation problems which cause the voltage error when there is external disturbances or load variation of the other output ports. This chapter proposes a SIDO converter with simultaneous buck and boost output stages, which has an improved cross regulation performance by reducing the voltage error caused by other output ports. At the meantime, the proposed SIDO converter should contain other desired advantages introduced before, such as low cost, high voltage gain, high operation frequency, and high power efficiency.

Thanks to the design as the independent power flow and two control variables, the cross regulation performance is improved, and the voltage error ratio is decreased from $11.5 \%$ to $1.55 \%$. To save cost, the proposed SIDO converter uses one less switch to achieve almost the same performance as that of employing two SISO converters by integrating two switches into one. The coupled inductor and voltage multiplier circuit are installed to enlarge voltage gain of the boost output stage. 150 kHz switching frequency can achieve small converter size. Additionally, the soft-switching and low voltage stress of switches are obtained due to the installation of the coupled inductor, which reduces the switching loss and conduction loss of switches. The maximum power efficiency reaches $96.6 \%$. To verify the theoretical analysis and measure the power efficiency, a prototype circuit with 48 V input and $24 \mathrm{~V} / 2 \mathrm{~A}, 200 \mathrm{~V} / 1 \mathrm{~A}$ outputs is built.

### 6.1 Introduction

The DC/DC power converters with multiple outputs are widely used in applications such as hybrid electric vehicles, DC micro-grid systems, renewable energy systems, and personal computers that require energy flow and voltage regulation of different outputs [140, 153, 178-183]. A simple way to realise these requirements is employing $N$ SISO converters for $N$ voltage levels, as illustrated in Fig 6.1(a), which results in high cost and low power efficiency due to a large number of components [184]. In order to reduce the number of components and overall cost, the SIMO converter as shown in Fig 6.1(b) becomes the dominant option since it can integrate multiple SISO converters into one.


Figure 6.1 The schematic of converters with multiple outputs: (a) conventional method; (b) SIMO converter.

Additional secondary windings or transformers are utilised in conventional isolated SISO converters to obtain multiple outputs, whose cost is low owing to the simple configuration [185-189]. There is only one control variable, and the other output voltages are regulated depending on the turns ratios of their corresponding windings or transformers. However, the load variation of one output port will cause overshoot or undershoot voltages of other outputs due to parasitic characteristics of components, which is called cross regulation problem. Hence, voltage error of the unregulated output ports is significant. To achieve independent control of each output, secondaryside post-regulators (SSPRs) are installed to supply additional control variables for each output by adding external active switches in the secondary circuits [190, 191]. However, the cross regulation problem still exists during the dynamic response with load variation because the currents of all loads flow through the same magnetized inductor. For SSPRs solutions, single-inductor multi-output converters are the promising topologies because they use only one inductor and a small number of switches, thus the cost is low [17-19][192-194]. Unfortunately, it also suffers from the cross regulation problem in the continuous conduction mode (CCM) due to the interface among the loads. Various remedial methods are proposed to suppress the cross regulation of single-inductor multi-output converters [195-199]. The time multiplexing control technique based on discontinuous conduction mode is employed to improve the cross regulation performance [198]. Nevertheless, the inductor current ripple is large in the heavy load condition, resulting in a large output voltage ripple and switching noise. Furthermore, an additional switch is connected with the inductor in parallel to realise pseudo continues conduction mode (PCCM), which reduces the high current ripple of components when applying heavy loads [199]. However, the power loss is increased due to the appearance of nonzero inductor current during the freewheeling interval.

Then, the independent power flow of different outputs is required to improve dynamic performance. However, improved cross regulation performance is obtained at the expense of other desired advantages such as low cost, simultaneous boost as well as buck output voltages, and high efficiency. Topologies use dual-buck structure or two FB circuits with one joint leg to obtain independent two outputs [200-202], while, a large amount of active switches as six switches for two output ports increases the cost. To reduce cost, the converters using two HB circuits [203] or one FB converter
with parallel-series LLC resonant tanks [204] are proposed. However, except the voltage gain caused by transformers, their two output voltages are either at the buck or boost stages at the same time [200-204]. Besides the simple integration of two converters, several SIDO converters use only two switches to obtain concurrent stepup and -down outputs, which are developed from conventional buck-boost as well as Cuk SISO converters [205-208]. However, the hard-switching of switches limits their power efficiency as $91.3 \%$ [208]. Moreover, three-level converters can achieve a high power efficiency as $95.9 \%$ while the cross regulation performance is weak due to significant voltage spikes [209]. From the above discussion, current SIDO converters do have part of the desired advantages, while their weakness is significant.

Therefore, a novel topology is proposed to not only improve cross regulation performance, but also maintain other advantages like low cost, both step-up and -down output voltages, and high power efficiency at the same time. To obtain improved cross regulation performance, two control variables and independent power flow are achieved from the proposed topology and two individual proportional integral (PI) compensators. Hence, the cross regulation problem is alleviated with a proper control strategy. Compared with two SISO converters, the proposed topology uses one less active switch so that cost is reduced. Furthermore, with the integration a buck converter and a coupled inductor connecting with a voltage multiplier circuit, simultaneous boost and buck output voltages are realised. Thanks to the voltage multiplier circuit, the proposed converter can obtain a high voltage step-up conversion ratio with low voltage stress of active switches. Additionally, all switches can achieve ZVS operation, which significantly reduces the switching loss. This chapter is organized as follows. The operation principles are introduced in Section 6.2. Then, a detailed theoretical analysis and design consideration are shown in Section 6.3. In Section 6.4, experimental results and discussion are illustrated to verify the theoretical analysis. Finally, the summary is given in Section 6.5.

### 6.2 Operation Principles

### 6.2.1 Operation Modes Analysis

As illustrated in Fig 6.2 (a), the proposed SIDO converter contains the single input $V_{i n}$, boost output $V_{o 1}$, and buck output $V_{o 2}$. The converter is composed of three active
switches $S_{1} \sim S_{3}$, one clamp capacitor $C_{5}$, one coupled inductor $T_{1}$, one filter inductor $L_{1}$, and the voltage multiplier circuit as well as two filter capacitors $C_{o 1}$ and $C_{o 2}$. The voltage multiplier circuit consists of four clamp capacitors $C_{1} \sim C_{4}$ and four diodes $D_{1} \sim D_{4}$. For the coupled inductor, the dot end of the primary side connects with the positive side of sources, and the other end of the primary side is connected to the dot end of the secondary side. Additionally, as depicted in Fig 6.2 (b), the coupled inductor is equivalent to an ideal transformer with the magnetic inductance $L_{m}$, leakage inductance $L_{k}$, and the turns ratio of $N_{s}: N_{p}$. To simplify the analysis, all switches and diodes are assumed to be identical. Additionally, the capacitances of $C_{1} \sim C_{5}$ are large enough and their voltages $V_{C 1} \sim V_{C 5}$ are assumed to be constant.

(a)

(b)

Figure 6.2 The proposed SIDO converter: (a) the topology; (b) the equivalent circuit.
Some key waveforms are depicted in Fig 6.3, and the equivalent circuits of the corresponding operation modes are shown in Fig 6.4. $v_{g s 1} \sim v_{g s 3}$ are the control signals for active switches $S_{1} \sim S_{3}$ respectively. When $S_{1}$ is on, switches $S_{2}$ and $S_{3}$ are off alternatively. Additionally, $v_{g s 1}$ leads $v_{g s 3}$, and $v_{g s 3}$ leads $v_{g s 2} . V_{d s 1} \sim V_{d s 3}$ and $i_{d s 1} \sim i_{d s 3}$ are the drain-to-source voltages and currents of three switches respectively. $i_{L 1}, i_{L m}$ are the
currents of the filter inductor $L_{1}$ and magnetic inductance $L_{m} . i_{p}$ is the primary side current of the coupled inductor. $I_{L k}$ is the current of leakage inductance $L_{k} . i_{d 1} \sim i_{d 4}$ are the currents of four diodes $D_{1} \sim D_{4}$.


Figure 6.3 Some key waveforms of the proposed converter.

(a)



Figure 6.4 The equivalent circuits of the proposed converter in different operation modes: (a) Mode $1\left[t_{0}-t_{1}\right]$; (b) Mode 2 [ $\left.t_{1}-t_{2}\right]$; (c) Mode $3\left[t_{2}-t_{3}\right]$; (d) Mode 4 [ $\left.t_{3}-t_{4}\right]$; (e) Mode 5 [ $\left.t_{4}-t_{5}\right]$; (f) Mode $6\left[t_{5}-t_{6}\right]$; (g) Mode 7 [ $\left.t_{6}-t_{7}\right]$; (h) Mode $8\left[t_{7}-t_{8}\right]$.

Mode 1 [ $\left.t_{0}-t_{1}\right]$ : At time $t_{0}$, switch $S_{1}$ is turned on. Filter inductor $L_{1}$ is charged, and the power is transferred from input to output $V_{o 2}$. Current $i_{L k}$ recovers to zero until time $t_{1}$ since the leakage inductance exists. The secondary side of coupled inductor and $C_{3}$ are in series connection to charge $C_{4}$ through diode $D_{4}$. Additionally, capacitor $C_{1}$ is charged through $D_{1}$.

$$
\left\{\begin{array}{l}
L_{1} \frac{d i_{L 1}}{d t}=V_{c 5}-V_{o 1}  \tag{6.1}\\
L_{m} \frac{d i_{L m}}{d t}=\left(V_{c 5}-V_{i n}\right) \\
L_{k} \frac{d i_{L k}}{d t}=\frac{V_{c 5}-V_{i n}}{n}+V_{C 2}-V_{C 4} \\
L_{k} \frac{d i_{L k}}{d t}=\frac{V_{c 5}-V_{i n}}{n}-V_{C 1}
\end{array}\right.
$$

Mode 2 [ $\left.t_{1}-t_{2}\right]$ : After time $t_{1}$, current $i_{L k}$ keeps increasing and becomes positive. Therefore, diodes $D_{1}, D_{4}$ are reverse biased and diodes $D_{2}, D_{3}$ are forward biased. Capacitor $C_{1}$ and source $V_{i n}$ charge the capacitor $C_{2}$. Additionally, $C_{3}$ is charged by the current commuting from $D_{3}$.

$$
\begin{equation*}
L_{k} \frac{d i_{L k}}{d t}=\frac{V_{c 5}-V_{i n}}{n}+V_{C 1}-V_{C 3}=\frac{V_{c 5}-V_{i n}}{n}-V_{C 2} \tag{6.2}
\end{equation*}
$$

Mode 3 [ $t_{2}-t_{3}$ ]: At time $t_{2}, S_{2}$ is turned off. Then, the parasitic capacitor of $S_{2}$ is charged, and that of $S_{3}$ is discharged.

Mode 4 [ $\left.t_{3}-t_{4}\right]$ : At time $t_{3}, S_{3}$ is turned on. The power stored in $L_{1}$ is discharged to the output $V_{o 2}$ until switch $S_{3}$ is off.

$$
\begin{equation*}
L_{1} \frac{d i_{L 1}}{d t}=-V_{o 2} \tag{6.3}
\end{equation*}
$$

Mode $5\left[t_{4}-t_{5}\right]$ : Switch $S_{1}$ is turned off at $t_{4}$. The voltage of $S_{1}$ is reduced to zero, and that of $S_{2}$ is increased to a high level due to the primary side current $i_{p}$ and leakage inductance current $i_{L k}$.

Mode $6\left[t_{5}-t_{6}\right]$ : Switch $S_{2}$ is turned on at time $t_{5}$. The current $i_{L k}$ starts to reduce. Owing to the leakage inductance of the coupled inductor, $i_{L k}$ reaches zero at $t_{6}$.

$$
\left\{\begin{array}{l}
L_{m} \frac{d i_{L m}}{d t}=-V_{i n}  \tag{6.4}\\
L_{k} \frac{d i_{L k}}{d t}=\frac{-V_{i n}}{n}+V_{C 1}-V_{C 4}=\frac{-V_{i n}}{n}-V_{C 2}
\end{array}\right.
$$

Mode 7 [ $\left.t_{6}-t_{7}\right]$ : After $t_{6}$, the current of leakage inductance becomes negative. Diodes $D_{1}, D_{4}$ are forward biased. The power is delivered from the input source and capacitor $C_{3}$ to capacitor $C_{4}$, and capacitor $C_{1}$ is charged.

$$
\begin{equation*}
L_{k} \frac{d i_{L k}}{d t}=\frac{-V_{i n}}{n}+V_{C 2}-V_{C 4}=\frac{-V_{i n}}{n}-V_{C 1} \tag{6.5}
\end{equation*}
$$

Mode $8\left[t_{7}-t_{8}\right]$ : At $t_{7}$, switch $S_{3}$ is turned off so that the power stored in the parasitic capacitor of $S_{1}$ is transferred to that of $S_{3}$. Hence, switch $S_{1}$ can realise ZVS at $t_{8}$.

### 6.2.2 Voltage Gain

To simplify the calculation, the effect of leakage inductance $L_{k}$ is ignored. According to the voltage-second balance of the primary side of coupled inductor, the voltage of capacitor $C_{5}$ can be derived as:

$$
\begin{equation*}
V_{c 5}=\frac{V_{i n}}{D_{s 1}} \tag{6.6}
\end{equation*}
$$

$D_{S 1} \sim D_{S 3}$ are the duty cycles of switches $S_{1} \sim S_{3}$. Then, according to the voltagesecond balance of inductor $L_{1}$, the buck stage output voltage is obtained as:

$$
\begin{equation*}
V_{o 2}=\left(1-D_{s 3}\right) V_{c 5} \tag{6.7}
\end{equation*}
$$

According to the operation characteristics of the voltage multiplier [210], the voltages of $C_{1}$ and $C_{2}$ are obtained as shown in Eq.(6.8) since $C_{1}$ is charged with the voltage $V_{i n}$, and $C_{2}$ is charged with the voltage $V_{C 5}-V_{i n}$.

$$
\left\{\begin{array}{c}
V_{c 1}=\left(1+\frac{N_{s}}{N_{p}}\right) V_{i n}  \tag{6.8}\\
V_{c 2}=\left(1+\frac{N_{s}}{N_{p}}\right)\left(V_{c 5}-V_{i n}\right)
\end{array}\right.
$$

Hence, the voltages of capacitors $C_{3}, C_{4}$, and the boost stage output voltage are calculated by the following two equations.

$$
\begin{gather*}
V_{c 3}=V_{c 4}=V_{c 1}+V_{c 2}  \tag{6.9}\\
V_{o 1}=V_{c 3}+V_{c 4} \tag{6.10}
\end{gather*}
$$

Therefore, the voltage gain of two outputs is presented.

$$
\left\{\begin{array}{c}
G_{\text {boost }}=\frac{V_{o 1}}{V_{i n}}=\frac{2}{D_{s 1}}\left(1+\frac{N_{s}}{N_{p}}\right)  \tag{6.11}\\
G_{b u c k}=\frac{V_{o 2}}{V_{i n}}=\frac{1-D_{s 3}}{D_{s 1}}
\end{array}\right.
$$

### 6.3 Design Consideration and Analysis

### 6.3.1 Design Consideration

The inductor value is decreased with an increment of inductor ripple current. Then, the volume of the inductor will be smaller when the inductance is reduced since fewer turns of winding and a smaller core could be installed. However, with a broad inductor ripple, the corresponding output capacitor must have a sufficiently high ripple current rating, or the capacitor will overheat and dry out. Therefore, the capacitor size is increased with the increment of inductor ripple current. Additionally, the switch conduction loss is also increased because the RMS current of switch climbs with inductor current ripple. Moreover, too large inductor ripple current may cause saturation effects. On the contrary, a lower inductor ripple current will increase the inductor size.

In this design, the current ripple of filter inductor $L_{1}$ is set as $20 \%$, a typical industry applied ripple current range, of its average current value $I_{L 1}$, which is $\Delta i_{L 1} \leq 0.2 I_{L 1}$ [211]. Then, the value of filter inductor $L_{1}$ can be calculated based on Eq.(6.12).

$$
\begin{equation*}
L_{1}=\frac{V_{o 2}}{0.2 \cdot I_{L 1}} \cdot t_{s} \cdot D_{S 3} \tag{6.12}
\end{equation*}
$$

Where $I_{L 1}=P_{o 2} / V_{o 2}$ and $P_{o 2}$ is the buck stage output power. Similarly, the current ripple of magnetic inductance $L_{m}$ is also limited to $20 \%$ of the average current value $I_{L m}$. Then, the value of magnetic inductance can be obtained as:

$$
\begin{gather*}
L_{m}=\frac{V_{C 5}-V_{i n}}{0.2 \cdot I_{L m}} \cdot t_{s} \cdot D_{S 1}  \tag{6.13}\\
I_{L m}=\frac{P_{o 1}+P_{o 2}}{V_{i n}} \tag{6.14}
\end{gather*}
$$

In the loop consisting of capacitor $C_{5}$ and three switches $S_{1} \sim S_{3}$, there is only one switch in the off-state when the converter is not operating in modes 3,5 , and 8 . Hence, the voltage stress of three switches can be calculated by Eq.(6.15) based on Eq.(6.6):

$$
\begin{equation*}
V_{S 1_{-} \operatorname{MAX}}=V_{S 2_{-} \operatorname{MAX}}=V_{S 3_{-} \mathrm{MAX}}=V_{c 5}=\frac{V_{i n}}{D_{s 1}} \tag{6.15}
\end{equation*}
$$

According to Eq. (6.11) and (6.15), the voltage stress of switches is lower than half of the voltage of boost output $V_{o 1}$ as $V_{s i_{-} \mathrm{MAX}}<0.5 V_{o 1}$. Therefore, the high voltage stepup ratio with low voltage stress of switches is achieved so that switches with low onstate resistance could be installed, and hence the conduction loss of switches is reduced [212].

### 6.3.2 Reduced Switch Count

Compared with conventional two SISO converters shown in Fig 6.5, the proposed converter illustrated in Fig 6.2 can use one less switch to achieve almost the same performance by integrating switches $S_{11}$ and $S_{21}$. Hence, the cost is reduced.


Figure 6.5 Topology of two SISO converters.

### 6.3.3 ZVS Operation

To achieve ZVS operation of switches, a proper dead zone $t_{d s}$ is set between the turn-on and turn-off periods of two different switches as the intervals $t_{2}-t_{3}, t_{3}-t_{4}$, and $t_{7}-$ $t_{8}$ so that the drain-to-source voltages of switches can drop to zero when the corresponding switch is turned on. Additionally, the drain-to-source currents of
switches should be negative when they are turned on, which indicates that their freewheeling diodes are forward biased. For example, the ZVS operation of switch $S_{3}$ is illustrated in Fig 6.6. The drain-to-source voltage $V_{d s 3}$ starts to decrease when switch $S_{2}$ is turned off at time $t_{2}$, and reaches zero at $t_{2} \cdot$. Therefore, switch $S_{3}$ can be turned on with zero voltage at $t_{3}$, and $t_{d s}=t_{3}-t_{2}$. Additionally, the drain-to-source current $i d s_{3}$ becomes negative since $t_{2}$ because the parasitic capacitance of $S_{3}$ is discharged. Moreover, the value of $i d s_{3}$ is required to be lower than zero before $t_{3}$ to ensure that $S_{3}$ is not charged.


Figure 6.6 ZVS operation of switch $S_{3}$.
According to the operation modes 3,5 and 8 , the currents $i_{d s 1} \sim i_{d s 3}$ at the time when switch $S_{1} \sim S_{3}$ are turned on are obtained.

$$
\left\{\begin{array}{l}
i_{d s 1}\left(t_{0}\right)=-\left[i_{L 1}\left(t_{0}\right)+i_{L m}\left(t_{0}\right)-\left(N_{s} / N_{p}+1\right) i_{L k}\left(t_{0}\right)\right]  \tag{6.16}\\
i_{d s 2}\left(t_{5}\right)=-\left[\left(N_{s} / N_{p}+1\right) i_{L k}\left(t_{5}\right)-i_{L m}\left(t_{5}\right)\right] \\
i_{d s 3}\left(t_{3}\right)=i_{L 1}\left(t_{3}\right)
\end{array}\right.
$$

Eq.(6.17) is derived from Eq.(6.16) when $i_{d s 1}\left(t_{0}\right)<0$.

$$
\begin{equation*}
1.2 I_{L m}-i_{L k}\left(t_{0}\right)\left(1+\frac{N_{p}}{N_{s}}\right)>0.8 I_{L 1} \tag{6.17}
\end{equation*}
$$

To ensure the ZVS operation of switch $S_{1}$, the current $I_{L m}$ should be large enough so that $i_{d s 1}\left(t_{0}\right)$ is negative. In the experimental design, the boost stage output is $200 \mathrm{~V} / 1$ A, and the buck stage output is $24 \mathrm{~V} / 2$ A so that $I_{L m}$ is larger than $I_{L 1}$. Additionally, the current of leakage inductance $i_{L k}$ is negative at time $t_{0}$, and $i_{L 1}$ is always negative during
the operation. Hence, the ZVS operation of switches $S_{1}$ and $S_{3}$ is realised. Furthermore, to achieve $i_{d s 2}\left(t_{5}\right)<0$ in Eq.(6.16), Eq.(6.18) is obtained.

$$
\begin{equation*}
L_{k}>\frac{V_{i n} \cdot\left(1+\frac{N_{s}}{N_{p}}\right) \cdot t_{d s}}{i_{L k}\left(t_{3}\right)-\frac{0.8 \cdot I_{L m}}{1+\frac{N_{s}}{N_{p}}}} \tag{6.18}
\end{equation*}
$$

Therefore, all the three switches can achieve ZVS operation, and the switching loss is significantly reduced. In practical operation, the discharge time of switches $S_{1}$ and $S_{3}$ will be increased with the increase of switching frequency due to the smaller discharge current and larger drain-to-source voltage. Hence, it will be more challenging for the proposed converter to achieve ZVS operation of all switches with the increase of switching frequency. Additionally, with a set value of leakage inductance, a significant reduction of $I_{L m}$ caused by the variation of $P_{o 1}$ may affect the ZVS operation of $S_{1}$ and $S_{2}$.

### 6.3.4 Closed Loop Control

According to Eq.(6.11), the output voltages $V_{o 1}$ and $V_{o 2}$ are regulated by the duty cycles $D_{S 1}$ and $D_{S 3}$. Therefore, two individual PI compensators $\mathrm{PI}_{1}$ and $\mathrm{PI}_{2}$ are installed to generate the two control variables $D_{1}, D_{3}$ to obtain control signals $v_{g s 1}$ and $v_{g s 3}$ as depicted in Fig 6.7 (a). Furthermore, the control signal $v_{g s 2}$ is generated based on $v_{g s 1}$ and $v_{g s 3}$ as $v_{g s 2}=v_{g s 1} X O R v_{g s 3}$. From Fig 6.7, the relationship between duty cycles $D_{S 1} \sim D_{S 3}$ and control variables $D_{1}, D_{3}$ is shown as Eq.(6.19).

$$
\left\{\begin{array}{l}
D_{S 1}=1-D_{1}  \tag{6.19}\\
D_{S 2}=D_{1}+D_{3} \\
D_{S 3}=1-D_{3}
\end{array}\right.
$$

As illustrated in Fig 6.7 (b), the control singles of $S_{1}$ and $S_{3}$ are obtained from the comparison of control variables $D_{1}, D_{3}$, and the sawtooth wave $V_{t}$ as $\left(1-D_{1}, V_{t}\right)$ and $\left(V_{t}, D_{3}\right)$ respectively. When $1-D_{1}$ is smaller than $V_{t}, S_{1}$ is on. When $D_{3}$ is larger than $V_{t}, S_{3}$ is on. Furthermore, $S_{2}$ is in the on-state when $1-D_{1}$ is larger than $V_{t}$, and $D_{3}$ is smaller than $V_{t}$.

(a)

(b)

Figure 6.7 Control system: (a) scheme; (b) drive signals generation.

### 6.4 Experiment Verification and Comparison Results

### 6.4.1 Hardware

In order to verify the performance and theoretical analysis of the proposed converter, the prototype circuit with 48 V input and the boost output $V_{o 1} 200 \mathrm{~V} / 1 \mathrm{~A}$ as well as the buck output $V_{o 2} 24 \mathrm{~V} / 2 \mathrm{~A}$ is built as shown in Fig 6.8, which consists of the main
circuit and the digital signal processor control circuit. The parameters of the prototype are listed in Table 6.1. Three MOSFETs IPP530N15N3 and four Schottky diodes DST5200 are employed in the proposed circuit to achieve high power efficiency and better performance. Besides the prototype and control circuit, one main power source, two auxiliary power sources, two electronic power load, and the oscilloscope are applied to conduct the experiment. The parameters of PI compensators in Fig 6.7 are shown in Eq.(6.20).

$$
\left\{\begin{array}{l}
\mathrm{PI}_{1}=0.025+\frac{0.001}{s}  \tag{20}\\
\mathrm{PI}_{2}=0.02+\frac{0.01}{s}
\end{array}\right.
$$



Figure 6.8 Photograph of SIDO circuit prototype.

Table 6.1 Parameter Specifications.

| Symbol | Definition | Value |
| :---: | :---: | :---: |
| $V_{i n}$ | Input voltage | 48 V |
| $V_{o 1} / V_{o 2}$ | Output voltage for |  |
|  | boost/buck stage | $200 \mathrm{~V} / 24 \mathrm{~V}$ |
| $I_{o 1} / I_{o 2}$ | Output currents for |  |
| $P_{o, \text { max }}$ | boost/buck stage | $1 \mathrm{~A} / 2 \mathrm{~A}$ |
| $f_{s}$ | Output power | 248 W |
| $C_{1} \sim C_{5}$ | Switching frequency | 150 kHz |
| Clamp capacitors |  |  |
| $L_{1}$ Magnetic components: |  |  |
| $T_{1}$ | Filter inductor |  |
| $L_{m}$ | Coupled inductor |  |
| $L_{k}$ | Lagnetic inductance | $196.48 \mu \mathrm{H}$ |
| $N_{p}: N_{\mathrm{s}}$ | Leakage inductance | $/$ |
| Turns ratio |  |  |
| $D_{1 \sim} \sim D_{4}$ | Semiconductor components: |  |
| $S_{1} \sim S_{3}$ | DST5200 | 129.1 H |

### 6.4.2 Experiment Results

In Fig 6.9, the steady-state output currents and voltages are shown. Compared with the 48 V input voltage, the output $V_{o 1}$ has a high voltage step-up conversion ratio with the 200 V output voltage, and the output $V_{o 2}$ has a buck voltage level of 24 V . Hence, simultaneous buck and boost output voltages are obtained.

The steady-state waveforms consisting of the primary side current $i_{p}$, leakage current $i_{L k}$, and filter inductor current $i_{L 1}$ are shown in Fig 6.10 to illustrate the power flow of the proposed converter. The power delivered to $V_{o 1}$ and $V_{o 2}$ is controlled by switches $S_{1}$ and $S_{3}$ respectively according to the charge and discharge operation of currents $i_{L k}$ and $i_{L 1}$. Due to the leakage inductance, the current $i_{L k}$ cannot reach zero immediately with the turn-on and turn-off of switch $S_{3}$. Additionally, the current $i_{p}$ is negative, and $i_{L k}$ is positive when switch $S_{2}$ is turned on so that Eq.(6.16) is achieved.


Figure 6.9 Voltages and currents of two outputs.


Figure 6.10 Experimental waveforms of drive signals $v_{g s 1} \sim v_{g s 3}$, the inductor current $i_{L 1}$, the primary side current $i_{p}$, and the leakage inductance current $i_{L k}$.

The drive signals, drain-to-source voltages, and drain-to-source currents of three switches $S_{1} \sim S_{3}$ at the full load condition are depicted in Fig 6.11 to present the ZVS operation of all switches. It can be found that the drain-to-source voltages $v_{d s 1} \sim v_{d s 3}$ are reduced to zero before the turn-on of the corresponding switch. Moreover, the drain-to-source currents $i_{d s 1} \sim i_{d s 3}$ are negative when switches $S_{1} \sim S_{3}$ are turned on respectively,
which indicates that the freewheeling diodes of switches are forward biased to conduct the switches. Therefore, the switching loss of switches is significantly reduced. Furthermore, the voltage stress of switches is lower than half of the boost stage output voltage shown in Fig 6.9. Hence, the conduction loss of switches is also reduced.

(a)

(b)

(c)

Figure 6.11 ZVS operation of switches: (a) $S_{1}$; (b) $S_{2}$; (c) $S_{3}$.
Then, the voltages and currents of four diodes $D_{1} \sim D_{4}$ are given in Fig 6.12, which illustrates the operation of the voltage multiplier circuit. The diodes $D_{1}, D_{4}$ are conducted when the other two diodes $D_{2}, D_{3}$ are reverse biased. Then, all experimental results are coincidence with the operation analysis and design consideration.

The transient response of two outputs with the load variation shown as the output currents $i_{o 1}$ and $i_{o 2}$ that changes from $100 \%$ to $50 \%$ and from $50 \%$ to $100 \%$ are given in Fig 6.13. Then, the specific voltage variations caused by cross regulation, and the ratio of voltage error over the rated value are listed in Table 6.2. When $i_{o 2}$ is changed from $100 \%$ to $50 \%$, the voltage undershoot of $v_{o 1}$ is 0.92 V ; when $i_{o 2}$ is changed from $50 \%$ to $100 \%$, the voltage overshoot of $v_{o 1}$ is 3.09 V . Compared with the rated value as 200 V , the corresponding voltage error ratios are $0.92 \%$ and $1.55 \%$, which is low and shows a good cross regulation performance. Likewise, the voltage error ratios of $v_{o 2}$ are also low with the variation of $i_{o 1}$. With the small voltage error ratio, the proposed converter has improved cross regulation performance.

The power efficiency during the interval from ( $0.1 I_{o 1}, 0.1 I_{o 2}$ ) to ( $I_{o 1}, I_{o 2}$ ) illustrated in Fig 6.14 are measured based on the prototype shown in Fig. 6.8, where the power efficiency $=P_{o u t} / P_{\text {in }}=\left(V_{o 1} \cdot I_{o 1}+V_{o 2} \cdot I_{o 2}\right) /\left(V_{i n} \cdot I_{i n}\right)$. In the figure, the efficiency is larger than
$90 \%$ over the most of load range, and the maximum efficiency $96.6 \%$ is achieved at $I_{o 1}=0.1 \mathrm{~A}, I_{o 2}=2 \mathrm{~A}$.


Figure 6.12 Voltages and currents of diodes $D_{1} \sim D_{4}$.


Figure 6.13 Dynamic response with load variation from $100 \%$ to $50 \%$.


Figure 6.14 Measured efficiency as a function of output current $I_{o 1}$ and $I_{o 2}$.
Table 6.2 Cross regulation performance.

| Output | Voltage <br> Undershoot | Voltage <br> Error Ratio | Voltage <br> Overshoot | Voltage <br> Error Ratio |
| :---: | :---: | :---: | :---: | :---: |
| $V_{o 1}$ | 1.83 V | $0.92 \%$ | 3.09 V | $1.55 \%$ |
| $V_{o 2}$ | 0.07 V | $0.29 \%$ | 0.05 V | $0.21 \%$ |

### 6.4.3 Comparison Results

Table 6.3 shows the comparison results in terms of operation parameters, active switch count, voltage stress of switches, ZVS operation, power efficiency, and cross regulation performance among the proposed converter and other typical SIDO converters, where the cross regulation performance is compared according to the voltage error ratio, and $V_{\text {MAX }}$ equals to the maximum voltage value among the input voltage as well as two output voltages.

Because there is one control variable, only one output voltage is regulated, and the voltage error of the unregulated output port reaches $22.4 \%$ of its rated output voltage [185]. For single-inductor dual-output converters in [195, 198], the cross regulation is improved owing to the installation of SSPRs by applying external control variables and complex control circuits. The voltage error ratios are reduced to $10 \%$ and $2.5 \%$ separately [195, 198]. However, the cross regulation of single-inductor dual-output
converters is still deficient because the currents of both outputs flow through the same inductor, and both output voltages are step-down. Furthermore, high voltage stress and hard-switching result in low power efficiency.

The integrated converter uses six switches to obtain multiple control variables as well as independent power flow to improve the cross regulation [202]. The corresponding ratio is decreased to $0.47 \%$, which is better than that of the proposed converter [202]. Furthermore, it also has a high power efficiency beyond 95\% [202]. Nevertheless, it can only supply two step-down output voltages, and the installation of six switches results in high cost [202]. For the SIDO converter based on Ćuk converter [206], it can obtain both buck and boost output stages simultaneously with improved cross regulation performance owing to independent power flow and two control variables. The voltage error ratio is not given in the table due to the lack of detailed information. However, the power efficiency is low as $91.3 \%$ due to high voltage stress and hard-switching of switches [206]. Although the three-level DC/DC converter reaches a high power efficiency as $95.9 \%$, the voltage error ratio is increased to $11.5 \%$ so that the cross regulation performance is reduced [209].

From the aforementioned operation principles and performance analysis, the proposed SIDO converter can achieve improved cross regulation performance, high power efficiency, and simultaneous boost as well as buck output voltages. According to Table 6.3, the low voltage error ratio as $1.55 \%$ indicates improved cross regulation performance owing to multiple control variables and independent power flow. Additionally, maximum power efficiency as $96.6 \%$ is realised due to low voltage stress and ZVS operation of all switches.

| \％S¢＇${ }^{\text {I }}$ | \％ $9 \times 96$ | SEX | $\left.Z)^{\text {xew }} \Lambda\right\rangle$ |  | $\varepsilon$ | M 87 \％ | $\Lambda 00 Z \Lambda \downarrow$ † | $\Lambda 8{ }^{\text {b }}$ | pasodo．ld $^{\text {d }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \％S＇II | \％6 ${ }^{\circ}$ ¢ | SEX | $\chi^{\text {xew }} \Lambda$ | $\frac{{ }^{{ }^{s}} a-{ }^{{ }^{s}} a-乙}{\tau} \frac{{ }^{{ }^{s}} a-{ }^{{ }^{\varsigma}} a-乙}{{ }^{s} a-\mathrm{I}}$ | $\tau$ | M 00Z | $\Lambda ¢ Z I) 9$ ¢ | $\Lambda 09$ | ［60z］ |
| pooŋ | \％ど16 | ON | ${ }^{\text {xew }} \Lambda$ |  | $\tau$ | M ZSZ | $\Lambda 9 \mathrm{SI} \Lambda \downarrow$ ¢ | $\Lambda 8{ }^{\text {b }}$ | ［90z］ |
| \％しで0 | \％${ }^{\text {c }} 96$ | SEA | ${ }^{\text {xew }} \Lambda$ | имор－dә¢S | 9 | M 02t | $\Lambda$ てt $\Lambda 8$ \％ | $\Lambda 00 \mathrm{I}$ | ［z0z］ |
| $\% 001$ | \％98 | ON | ${ }^{\text {xew }} \Lambda$ | uмор－də¢S | $\varepsilon$ | M SZ | $\Lambda \mathrm{IZ} \quad \Lambda 8$ | $\Lambda 0 \varepsilon$ | ［86I］ |
| $\% \mathrm{~S}^{\prime}$ 乙 | \％I＇¢8 | ON | ${ }^{\text {xew }} \Lambda$ | имор－də¢S | $\tau$ | M 6E | 人 ZI 48 | $\Lambda 0 Z$ | ［66I］ |
| \％だで | 1 | ON | ${ }^{\text {xew }} \Lambda<$ | имор－dә＞S | $\dagger$ | M I | $\Lambda \angle 9 \quad \Lambda \varsigma$ | \0LI | ［88I］ |
|  | Кэиә！э甲ヲ | S $\Lambda$ Z | sәчวұiмs јо <br>  |  | ұunoว <br> Чว！！Мร |  |  |  ınduI | sәวuә．əృə¢ |



### 6.5 Summary

This paper presents a novel integrated SIDO converter consisting of a buck converter and a voltage multiplier circuit, which has advantages as simultaneous buck and boost output voltages, improved cross regulation performance, and high power efficiency. The operation analysis, design consideration, experiment verification, and comparison are discussed in detail.

Compared with two SISO converters, the proposed topology uses one less active switch to obtain the same capability, such as independent step-up and -down output voltages at the same time. The improved cross regulation performance is obtained owing to independent power flow and two control variables for two outputs. The independent power flow is realised by the inductor $L_{1}$ as well as the coupled inductor $T_{1}$, and two control variables are obtained from the two individual PI compensators. Thanks to the voltage multiplier circuit, a high voltage step-up ratio is achieved with low voltage stress of active switches, so that conduction loss of switches is reduced. Furthermore, all switches can achieve ZVS operation, which reduces the switching loss significantly. With low conduction loss and switching loss of switches, the proposed converter obtains a high power efficiency. Finally, the experiment results based on the prototype with 48 V input and $200 \mathrm{~V} / 1 \mathrm{~A}, 24 \mathrm{~V} / 2 \mathrm{~A}$ outputs are measured to verify both steady-state and transient theoretical analysis.

## Chapter 7. CONCLUSION

### 7.1 Summary

In this thesis, DC/DC converters for power conversion systems consisting of RESs and ES (battery) have been introduced in detail. The techniques of increasing voltage step-up conversion ratio have been studied, analysed, and applied in four converters as the multi-module converters, the LED driver, and the SIDO converter. Besides the main objective as high voltage step-up ratio, the designed converters also achieve other advantages such as high switching frequency, high power efficiency, low cost, and so on. The following five characteristics are highlighted in the converter design to improve their performance:

- high voltage step-up conversion ratio without extreme duty cycle of switches;
- low voltage/current rating of semiconductor components;
- soft-switching operation of switches;
- small volume;
- low component count.

Two multi-module converters that are applied in HVDC transmission systems have been designed and introduced. The design could achieve the high voltage step-up conversion ratios with a low voltage/current rating of semiconductor components to meet the high power and voltage level of HVDC transmission systems. The matrix configuration could increase output voltage and power by adding the number of SMs. Furthermore, two novel topologies of SMs further increase voltage gain and meet the specific requirements of power transmission of offshore wind farms and large scale solar plants. A LED driver has been proposed and verified, which can provide power for high illuminance portable LED applications with desired high power efficiency and small volume. The design uses one less active switch to obtain a similar operation as that of employing two conventional converters. Additionally, the ZVS operation and passive CBC have improved the power efficiency of the designed converter. A SIDO converter is proposed for power conversion systems with two different output voltages, which can alleviate cross regulation problems occurred to the two outputs. The output voltage error caused by load variation and external disturbances of other outputs is
reduced to ensure the stable operation of the power conversion system. Additionally, the designed topology can also achieve simultaneous buck and boost output stages, high voltage step-up conversion ratio, low cost, and high power efficiency.

In chapter 2, a literature interview about the voltage step-up DC/DC converter has been presented. The merits and drawbacks of the conventional topologies have been introduced, analysed, and compared. The basic knowledge of previous work will help readers to understand the derivation and design consideration of the proposed converters.

Chapter 3 introduces the design and simulation results of the multi-module converter applied in HVDC transmission of offshore wind farms. Due to the matrix configuration, the multi-module converter can meet the requirements as high power and ultra-high voltage level. Owing to the modularity, the high DC transmission line voltage and the bulky power is achieved by merely adding SMs without increasing rated voltage/current of semiconductor components. Additionally, the multi-module converter can achieve a higher voltage step-up ratio than MMCs, since it has two degree of freedom to enlarge the voltage gain due to the installation of CFPP SMs. It presents another choice besides MMCs and should be valuable for the converter topology design of HVDC transmission systems. The performance of the proposed model is compared with current popular DC/DC converters applied in HVDC transmission systems, and the simulation results verify the advantages such as high voltage step-up conversion ratios, flexible control, and improved fault tolerance capability.

Chapter 4 introduces a TPC operating as the SM in the multi-module converter to integrate HVDC transmission systems and batteries to compensate the generation fluctuations of RESs. The proposed TPC serves as the interface among the PV panel, battery, and output port. With proper control, the battery is charged when the generated power is more than consumed, and the battery is discharged to enable a stable operation when the generated power is less than the required power. The design of the TPC and multi-module converter is verified by simulation.

In chapter 5, a multi-output LED driver is proposed for portable high illuminance LED applications. The recommended LED driver uses one less switch to achieve similar operation as applying two switched capacitor converters. The integration of
switched capacitor and transformer enlarges the voltage gain. Besides that, softswitching of switches is realised by using transformers to form the resonant tank consisting of the switched capacitor and magnetic inductance of the transformer. Additionally, the low voltage stress of active switches is obtained due to the installation of transformers. Hence, high power efficiency is achieved. Moreover, the designed converter has a small volume due to the high switching frequency.

Chapter 6 presents the design method to alleviate the cross regulation problem of multi-output converters. The derivation, design, and experiment results of a SIDO converter consisting of three active switches have been discussed in this chapter. Compared with conventional two SISO converters, the proposed converter can use one less switch to achieve almost the same performance by integrating two switches. Thanks to the two control variables, each output voltages could be controlled individually. Additionally, the voltage error is further reduced due to the independent power flow that reduced the effect from other output ports. Furthermore, due to the independent power flow, simultaneous buck as well as boost output voltages are realised. Owing to the use of a voltage multiplier circuit, a high step-up voltage conversion ratio is achieved with relatively low voltage stress of switches, so that conduction loss of switches is reduced. Additionally, all switches can perform ZVS operation by the installation of magnetic components, which contributes to a significant switching loss reduction.

### 7.2 Key Contributions

The key contributions of each chapter are listed below:

1. Chapter 1\&2: Background and literature review

The application background and motivation have been presented. Additionally, a comprehensive literature review of techniques to enlarge voltage conversion ratio has been introduced and discussed.
2. Chapter 3: Multi-module converter for HVDC transmission of offshore wind farms

Instead of MMCs, the idea of multi-module converters presents another choice for HVDC transmission systems. The proposed multi-module converter can achieve high
power and voltage level with low voltage stress as well as low current rating of semiconductor components so that it can meet the requirements of HVDC transmission. Compared with MMCs, the CFPP SMs provides another degree of freedom to enlarge the voltage gain by two times. Furthermore, the design of CFPP topology can realise the automatic current balancing of different SMs. Additionally, the high operation frequency as 5 kHz can keep small size of passive components. Simulation results have shown the feasibility of the proposed multi-module converter.
3. Chapter 4: Multi-module converter for HVDC transmission of large scale solar plants

A TPC is designed as SMs of the multi-module converter introduced in the last chapter to integrate HVDC transmission and ES. Then, RESs such as solar power are delivered to the unity grid through HVDC transmission in conjunction with ES systems that can compensate the generation fluctuations of RESs, and improve the reliability as well as the efficiency of the overall system. Besides that, fault tolerance capability is enhanced by adding thyristors to prevent diodes in the secondary circuits from damage under DC fault condition.

## 4. Chapter 5: LED driver for portable high illuminance LED applications

This chapter presents a LED driver that can use one less switch to achieve similar operation as that of using two switched capacitor converters. The derivation, design consideration, and experiment results of the prototype are presented. 50 kHz operation frequency do favour of reducing passive components size. With the capacitor-based CBC, the currents through different LED strings are auto-balanced. Instead of installing inductor-based CBCs, currents through different LED strings are balanced even with manufacturing faulty of components. All switches can achieve ZVS operation so that the switching loss is significantly reduced. For high illuminance LED applications as 100 W , the proposed LED driver can achieve a high power efficiency as $94.6 \%$. Compared with previously announced works, the proposed LED driver can provide a better performance in terms of high power efficiency and current autobalance. Experiment results have verified the merits and application prospect of the designed LED driver.
5. Chapter 6: SIDO converter for EV

A SIDO converter with improved cross regulation performance has been introduced in this chapter. With multiple control variables and independent power flow, the proposed SIDO converter has a maximum voltage error ratio as $1.66 \%$ that is much smaller than $22.4 \%$ without the proposed techniques. Additionally, other methods do improve cross regulation performance, while with the sacrifice of desired advantages such as low cost and high power efficiency. The proposed one can use one less switch to achieve almost the same performance as that of using two SISO converters. Moreover, all switches can obtain low voltage stress and ZVS operation, so that conduction loss and switching loss of switches are reduced. Then, the efficiency is larger than $90 \%$ over the most of load range, and the maximum efficiency $96.6 \%$ is achieved at $I_{o 1}=0.1 \mathrm{~A}, I_{o 2}=2 \mathrm{~A}$. The overall performance is better than any previously announced work, and the proposed method has shown a potential in applications such as EV, DC micro-grids, and some renewable power conversion systems.

### 7.3 Future Work

Based on the limitations of the proposed researches, future work could be carried out as follows.

Due to the limited experiment condition, the operating characteristics of two multimodule converters are only verified by simulation results. Therefore, their experiments with small amount of SMs could be conducted on in the future to improve the performance of this configuration in terms of fault-tolerant capability and output voltage ripple. Additionally, the control algorithms for the multi-module converters could be tested and enhanced by practical experiments.

The proposed topologies for low power applications only focus on the integration of switches to reduce cost, while the diodes and passive components count are still high. Low cost of power converters is one crucial consideration in applications. Therefore, further study could be focused on topology synthesis methods for developing multi-port converter with low price.

The literature provides the feasibility of increasing switching frequency to reduce components size. However, the high switching frequency will also bring some disadvantages, such as increasing power loss of transformers. Hence, the limitation of switching frequency should be further investigated. Additionally, further study of

DC/DC converters and the performance improvement in terms of compactness and power efficiency should be conducted via the design optimization and the comparison with current state-of-the-art topologies.

Switches have a significant current rating with the installation of coupled inductors and voltage multiplier circuits, which results in an increased conduction loss. Additionally, the power loss of coupled inductor is high due to the high current value. Therefore, further researches on gain extension cells could focus on the potential of improving power efficiency.

### 7.4 Publications Arising from this Research

Journal papers:
[1] S. Song, Y. Hu, K. Ni, J. Yan, G. Chen, H. Wen, and X. Ye, "Multi-Port High Voltage Gain Modular Power Converter for Offshore Wind Farms," Sustainability, vol. 10, no. 7, pp. 2176, 2018.
[2] S. Song, W. Li, K. Ni, H. Xu, Y. Hu, and J. Si, "Modular Multi-Port Ultra-High Power Level Power Converter Integrated with Energy Storage for High Voltage Direct Current (HVDC) Transmission," Energies, vol. 11, no. 10, pp. 2711, 2018.
[3] S. Song, K. Ni, G. Chen, Y. Hu, and D. Yu, "Multi-Output LED Driver Integrated with 3-Switch Converter and Passive Current Balance for Portable Applications," Journal of Power Electronics, vol. 19, no. 1, pp. 58-67, 2019.
[4] S. Song, G. Chen, Y. Liu, Y. Hu, K. Ni, and Y. Wang, "A Three-Switch-Based Single-Input Dual-Output Converter with Simultaneous Boost \& Buck Voltage Conversion," IEEE Trans. Ind. Inform., Accepted.
[5] T. Wu, W. Li, K. Ni, S. Song and M. Alkahtani, "Modular Tri-Port Converter for Switched Reluctance Motor based Hybrid Electrical Vehicles," IEEE Access, vol. 7, pp. 15989-15998, 2019.

Conference papers:
[6] S. Song, Y. Hu, G. Chen and K. Ni, "High reliability converter for LED torch," 2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia (IFEEC 2017 - ECCE Asia), Kaohsiung, 2017, pp. 214-220.

## Reference

[1] "BP Energy Outlook 2035", Bratain Petroleum (BP), 2014, Available: https:// www.bp.com/content/dam/bp/business-sites/en/global/corporate/pdfs/energy-economics/energy-outlook/bp-energy-outlook-2014.pdf [Accessed: 03-Oct-20 19]
[2] "BP Statistical Review of World Energy", Bratain Petroleum (BP), 2015, Ava ilable: https://www.bp.com/en/global/corporate/energy-economics/statistical-review-of-world-energy.html. [Accessed: 11-May-2019]
[3] D. Turney, and V. Fthenakis, "Environmental impacts from the installation and operation of large-scale solar power plants," Renewable and Sustainable Energy Reviews, vol. 15, no. 6, pp. 3261-3270, 2011.
[4] A. R. Henderson, C. Morgan, B. Smith, H. C. Sørensen, R. J. Barthelmie, and B. Boesmans, "Offshore wind energy in Europe - a review of the state - of the - art," Wind Energy: An International Journal for Progress and Applications in Wind Power Conversion Technology, vol. 6, no. 1, pp. 35-52, 2003.
[5] O. E. Oni, I. E. Davidson, and K. N. Mbangula, "A review of LCC-HVDC and VSC-HVDC technologies and applications," 2016 IEEE 16th International Conference on Environment and Electrical Enginerring (EEEIC), Florence, 2016, pp. 1-7.
[6] C. Oates, "Modular multilevel converter design for VSC HVDC applications," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 3, no. 2, pp. 505-515, 2015.
[7] B. Van Eeckhout, D. Van Hertem, M. Reza, K. Srivastava, and R. Belmans, "Economic comparison of VSC HVDC and HVAC as transmission system for a 300 MW offshore wind farm," European Transactions on Electrical Power, vol. 20, no. 5, pp. 661-671, 2009.
[8] X. Xiang, M. Merlin, and T. Green, "Cost analysis and comparison of HVAC, LFAC and HVDC for offshore wind power connection," 12th IET International Conference on AC and DC Power Transmission (ACDC 2016), Beijing, 2016, pp. 1-6.
[9] M. P. Bahrman, and B. K. Johnson, "The ABCs of HVDC transmission technologies," IEEE power and energy magazine, vol. 5, no. 2, pp. 32-44, 2007.
[10] T. Halder, "Comparative study of HVDC and HVAC for a bulk power transmission," 2013 International Conference on Power, Energy and Control (ICPEC), Sri Rangalatchum Dindigul, 2013, pp. 139-144.
[11] C.-S. Yen, Z. Fazarinc, and R. L. Wheeler, "Time-domain skin-effect model for transient analysis of lossy transmission lines," Proceedings of the IEEE, vol. 70, no. 7, pp. 750-757, 1982.
[12] J. Arrillaga, Y. H. Liu, and N. R. Watson, "Flexible power transmission: the HVDC options,", John Wiley \& Sons, 2007.
[13] K. S. Oh, "Accurate transient simulation of transmission lines with the skin effect," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 3, pp. 389-396, 2000.
[14] K. Meah, and S. Ula, "Comparative evaluation of HVDC and HVAC transmission systems," 2007 IEEE Power Engineering Society General

Meeting, Tampa, FL, 2007, pp. 1-5.
[15] "Technical advantages," ABB, Available: https://new.abb.com/systems/hvdc/ why-hvdc/technical-advantages. [Accessed: 11-May-2019]
[16] "DolWin1-Integrates 800 megawatts (MW) of clean energy into the German $t$ ransmission grid," ABB, Available: https://new.abb.com/systems/hvdc/refere nces/dolwin1. [Accessed: 11-May-2019]
[17] H. S.-H. Chung, N.-M. Ho, W. Yan, P. W. Tam, and S. Hui, "Comparison of dimmable electromagnetic and electronic ballast systems-An assessment on energy efficiency and lifetime," IEEE Transactions on Industrial Electronics, vol. 54, no. 6, pp. 3145-3154, 2007.
[18] M. K. Richard, and P. K. Sen, "Compact fluorescent lamps and their effect on power quality and application guidelines," 2010 IEEE Industry Applications Society Annual Meeting, Houston, TX, 2010, pp. 1-7.
[19] X. Liu, Q. Yang, Q. Zhou, J. Xu, and G. Zhou, "Single-Stage Single-Switch Four-Output Resonant LED Driver With High Power Factor and Passive Current Balancing," IEEE Transactions on Power Electronics, vol. 32, no. 6, pp. 4566-4576, 2017.
[20] "How will the petrol and diesel ban work?," BBC, Available: https://www.bb c.co.uk/news/uk-40726868. [Accessed: 11-May-2019]
[21] A. Khaligh and Z. Li, "Battery, Ultracapacitor, Fuel Cell, and Hybrid Energy Storage Systems for Electric, Hybrid Electric, Fuel Cell, and Plug-In Hybrid Electric Vehicles: State of the Art," IEEE Transactions on Vehicular Technology, vol. 59, no. 6, pp. 2806-2814, 2010.
[22] T. G. Wilson, "The evolution of power electronics," IEEE Transactions on Power electronics, vol. 15, no. 3, pp. 439-446, 2000.
[23] A. H. Weinberg, and J. Schreuders, "A high-power high-voltage dc-dc converter for space applications," IEEE Transactions on Power Electronics, vol. PE-1, no. 3, pp. 148-160, 1986.
[24] H. Wu, T. Xia, Y. Xing, P. Xu, H. Hu, and Z. Zhang, "Secondary-side phase-shift-controlled high step-up hybrid resonant converter with voltage multiplier for high efficiency PV applications," 2015 IEEE Applied Power Electronics Conference and Exposition (APEC), Charlotte, NC, 2015, pp. 1428-1434.
[25] H. Mao, J. Abu-Qahouq, S. Luo, and I. Batarseh, "Zero-voltage-switching halfbridge DC-DC converter with modified PWM control method," IEEE Transactions on Power Electronics, vol. 19, no. 4, pp. 947-958, 2004.
[26] P.-W. Lee, Y.-S. Lee, D. K. Cheng, and X.-C. Liu, "Steady-state analysis of an interleaved boost converter with coupled inductors," IEEE Transactions on Industrial Electronics, vol. 47, no. 4, pp. 787-795, 2000.
[27] S. man Dwari, and L. Parsa, "A novel high efficiency high power interleaved coupled-inductor boost DC-DC converter for hybrid and fuel cell electric vehicle," 2007 IEEE Vehicle Power and Propulsion Conference, Arlington, TX, 2007, pp. 399-404.
[28] G. T. Bascopé, and I. Barbi, "Generation of a family of non-isolated DC-DC PWM converters using new three-state switching cells," 2000 IEEE 31st Annual Power Electronics Specialists Conference. Conference Proceedings (Cat. No.00CH37018), Galway, Ireland, 2000, pp. 858-863.
[29] F. L. Tofoli, D. de Castro Pereira, W. J. de Paula, and D. d. S. O. Júnior, "Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter," IET power Electronics, vol. 8, no. 10, pp. 2044-2057, 2015.
[30] L.-w. Zhou, B.-x. Zhu, Q.-m. Luo, and S. Chen, "Interleaved non-isolated high
step-up DC/DC converter based on the diode-capacitor multiplier," IET Power Electronics, vol. 7, no. 2, pp. 390-397, 2014.
[31] K. Cheng, "New generation of switched capacitor converters," PESC 98 Record. 29th Annual IEEE Power Electronics Specialists Conference (Cat. No.98CH36196), Fukuoka, 1998, pp. 1529-1535.
[32] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/switchedinductor structures for getting transformerless hybrid DC-DC PWM converters," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 2, pp. 687-696, 2008.
[33] M. D. Seeman, and S. R. Sanders, "Analysis and optimization of switchedcapacitor DC-DC converters," IEEE transactions on power electronics, vol. 23, no. 2, pp. 841-851, 2008.
[34] M. S. Makowski, and D. Maksimovic, "Performance limits of switchedcapacitor DC-DC converters," Proceedings of PESC '95-Power Electronics Specialist Conference, Atlanta, GA, USA, 1995, pp. 1215-1221.
[35] O. Abutbul, A. Gherlitz, Y. Berkovich, and A. Ioinovici, "Step-up switchingmode converter with high voltage gain using a switched-capacitor circuit," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 50, no. 8, pp. 1098-1102, 2003.
[36] Y. Tang, D. Fu, T. Wang, and Z. Xu, "Hybrid Switched-Inductor Converters for High Step-Up Conversion," IEEE Trans. Industrial Electronics, vol. 62, no. 3, pp. 1480-1490, 2015.
[37] M.-K. Nguyen, Y.-C. Lim, and G.-B. Cho, "Switched-inductor quasi-Z-source inverter," IEEE Transactions on Power Electronics, vol. 26, no. 11, pp. 31833191, 2011.
[38] "Switching Regulator Series-Condsiderations for Powr Inductors Used for Buck Converters," ROHM SEMICONDUCTORS, Available: http://rohmfs.rohm.com/en/products/databook/applinote/ic/power/switching_r egulator/buck_pwr_ind_app-e.pdf. [Accessed: 11-May-2019]
[39] B. Hasaneen, and A. A. E. Mohammed, "Design and simulation of DC/DC boost converter," 2008 12th International Middle-East Power System Conference, Aswan, 2008, pp. 335-340.
[40] R. D. Middlebrook, and S. Cuk, "A general unified approach to modelling switching-converter power stages," 1976 IEEE Power Electronics Specialists Conference, Cleveland, OH, 1976, pp. 18-34.
[41] L. Huber, and M. M. Jovanovic, "A design approach for server power supplies for networking applications," APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058), New Orleans, LA, USA, 2000, pp. 1163-1169.
[42] L. Maharjan, S. Inoue, H. Akagi, and J. Asakura, "State-of-charge (SOC)balancing control of a battery energy storage system based on a cascade PWM converter," IEEE Transactions on Power Electronics, vol. 24, no. 6, pp. 16281636, 2009.
[43] R.-Y. Kim, and J.-S. Lai, "Aggregated modeling and control of a boost-buck cascade converter for maximum power point tracking of a thermoelectric generator," 2008 Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition, Austin, TX, 2008, pp. 1754-1760.
[44] J. Morales-Saldana, E. C. Gutierrez, and J. Leyva-Ramos, "Modeling of switch-mode DC-DC cascade converters," IEEE transactions on aerospace and Electronic Systems, vol. 38, no. 1, pp. 295-299, 2002.
[45] Y.-m. Ye, and K. W. E. Cheng, "Quadratic boost converter with low buffer capacitor stress," IET Power Electronics, vol. 7, no. 5, pp. 1162-1170, 2013.
[46] B.-R. Lin, and J.-J. Chen, "Analysis and implementation of a soft switching converter with high-voltage conversion ratio," IET power electronics, vol. 1, no. 3, pp. 386-394, 2008.
[47] S.-Y. Tseng, S.-H. Tseng, and J. Huang, "High step-up converter with partial energy processing for livestock stunning applications," Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06., Dallas, TX, 2006, pp. 7.
[48] S.-Y. Tseng, S.-H. Tseng, and J.-Z. Shiang, "High step-up converter associated with soft-switching circuit with partial energy processing for livestock stunning applications," 2006 CES/IEEE 5th International Power Electronics and Motion Control Conference, Shanghai, 2006, pp. 1-5.
[49] A. Shahin, M. Hinaje, J.-P. Martin, S. Pierfederici, S. Raël, and B. Davat, "High voltage ratio DC-DC converter for fuel-cell applications," IEEE Transactions on Industrial Electronics, vol. 57, no. 12, pp. 3944-3955, 2010.
[50] B. Mahdavikhah, and A. Prodić, "Low-volume PFC rectifier based on nonsymmetric multilevel boost converter," IEEE transactions on power electronics, vol. 30, no. 3, pp. 1356-1372, 2014.
[51] M. T. Zhang, Y. Jiang, F. C. Lee, and M. M. Jovanovic, "Single-phase threelevel boost power factor correction converter," Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95, Dallas, TX, USA, 1995, pp. 434-439.
[52] G. Palumbo, and D. Pappalardo, "Charge pump circuits: An overview on design strategies and topologies," IEEE Circuits and Systems Magazine, vol. 10, no. 1, pp. 31-45, 2010.
[53] H.-P. Le, S. R. Sanders, and E. Alon, "Design techniques for fully integrated switched-capacitor DC-DC converters," IEEE Journal of Solid-State Circuits, vol. 46, no. 9, pp. 2120-2131, 2011.
[54] L. Chang, R. K. Montoye, B. L. Ji, A. J. Weger, K. G. Stawiasz and R. H. Dennard, "A fully-integrated switched-capacitor 2: 1 voltage converter with regulation capability and $90 \%$ efficiency at $2.3 \mathrm{~A} / \mathrm{mm} 2, " 2010$ Symposium on VLSI Circuits, Honolulu, HI, 2010, pp. 55-56.
[55] J. Kwong, Y. K. Ramadass, N. Verma, and A. P. Chandrakasan, "A 65 nm sub$V_{t}$ microcontroller with integrated SRAM and switched capacitor DC-DC converter," IEEE Journal of solid-state circuits, vol. 44, no. 1, pp. 115-126, 2009.
[56] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated DC-DC converters," IEEE Transactions on Power Electronics, vol. 23, no. 2, pp. 871-887, 2008.
[57] J.-W. Baek, M.-H. Ryoo, T.-J. Kim, D.-W. Yoo, and J.-S. Kim, "High boost converter using voltage multiplier," 31st Annual Conference of IEEE Industrial Electronics Society, 2005. IECON 2005., Raleigh, NC, 2005, pp. 6.
[58] A. Alateeq, Y. Almalaq, and M. Matin, "A switched-inductor model for a nonisolated multilevel boost converter," 2017 North American Power Symposium (NAPS), Morgantown, WV, 2017, pp. 1-5.
[59] L.-S. Yang, T.-J. Liang, and J.-F. Chen, "Transformerless DC-DC converters with high step-up voltage gain," IEEE Transactions on Industrial Electronics, vol. 56, no. 8, pp. 3144-3152, 2009.
[60] T. Wang, Y. Tang, and Y. He, "Study of an active network DC/DC boost
converter based switched-inductor," 2013 IEEE Energy Conversion Congress and Exposition, Denver, CO, 2013, pp. 4955-4960.
[61] E.-H. Kim, and B.-H. Kwon, "High step-up resonant push-pull converter with high efficiency," IET Power Electronics, vol. 2, no. 1, pp. 79-89, 2009.
[62] F. J. Nome, and I. Barbi, "A ZVS clamping mode-current-fed push-pull DCDC converter," IEEE International Symposium on Industrial Electronics. Proceedings. ISIE'98 (Cat. No.98TH8357), Pretoria, South Africa, 1998, pp. 617-621.
[63] W. C. De Aragao Filho, and I. Barbi, "A comparison between two current-fed push-pull DC-DC converters-analysis, design and experimentation," Proceedings of Intelec'96 - International Telecommunications Energy Conference, Boston, MA, USA, 1996, pp. 313-320.
[64] Y. Jang, M. M. Jovanovic, and Y.-M. Chang, "A new ZVS-PWM full-bridge converter," IEEE Transactions on power Electronics, vol. 18, no. 5, pp. 11221129, 2003.
[65] Yungtack Jang, M. M. Jovanovic and Yu-Ming Chang, "A new ZVS-PWM full-bridge converter," in IEEE Transactions on Power Electronics, vol. 18, no. 5, pp. 1122-1129, 2003.
[66] J.-G. Cho, J. A. Sabate, G. Hua, and F. C. Lee, "Zero-voltage and zero-currentswitching full bridge PWM converter for high-power applications," IEEE Transactions on Power Electronics, vol. 11, no. 4, pp. 622-628, 1996.
[67] R. L. Steigerwald, "A comparison of half-bridge resonant converter topologies," IEEE transactions on Power Electronics, vol. 3, no. 2, pp. 174182, 1988.
[68] S. J. Finney, B. W. Williams, Green, and T. C, "RCD snubber revisited," IEEE Transactions on Industry Applications, vol. 32, no. 1, pp. 155-160, 1996.
[69] S.-Y. Lin, and C.-L. Chen, "Analysis and design for RCD clamped snubber used in output rectifier of phase-shift full-bridge ZVS converters," IEEE Transactions on Industrial Electronics, vol. 45, no. 2, pp. 358-359, 1998.
[70] R. Watson, F. C. Lee, and G. C. Hua, "Utilization of an active-clamp circuit to achieve soft switching in flyback converters," IEEE Transactions on Power Electronics, vol. 11, no. 1, pp. 162-169, 1996.
[71] R. Watson, and F. Lee, "A soft-switched, full-bridge boost converter employing an active-clamp circuit," PESC Record. 27th Annual IEEE Power Electronics Specialists Conference, Baveno, Italy, 1996, pp. 1948-1954.
[72] T.-J. Liang, and K. Tseng, "Analysis of integrated boost-flyback step-up converter," IEE Proceedings-Electric Power Applications, vol. 152, no. 2, pp. 217-225, 2005.
[73] K. Tseng, and T.-J. Liang, "Novel high-efficiency step-up converter," IEE Proceedings-Electric Power Applications, vol. 151, no. 2, pp. 182-190, 2004.
[74] Q. Zhao, and F. C. Lee, "High performance coupled-inductor DC-DC converters," Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03., Miami Beach, FL, USA, 2003, pp. 109-113.
[75] Q. Zhao, and F. C. Lee, "High-efficiency, high step-up DC-DC converters," IEEE Transactions on Power Electronics, vol. 18, no. 1, pp. 65-73, 2003.
[76] T.-F. Wu, Y.-S. Lai, J.-C. Hung, and Y.-M. Chen, "Boost converter with coupled inductors and buck-boost type of active clamp," IEEE Transactions on Industrial Electronics, vol. 55, no. 1, pp. 154-162, 2008.
[77] N. P. Papanikolaou, and E. C. Tatakis, "Active voltage clamp in flyback converters operating in CCM mode under wide load variation," IEEE

Transactions on industrial electronics, vol. 51, no. 3, pp. 632-640, 2004.
[78] A. Lesnicar, and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," 2003 IEEE Bologna Power Tech Conference Proceedings, Bologna, Italy, 2003, pp. 6.
[79] A. Antonopoulos, L. Angquist, and H.-P. Nee, "On dynamics and voltage control of the modular multilevel converter," 2009 13th European Conference on Power Electronics and Applications, Barcelona, 2009, pp. 1-10.
[80] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, "Modular multilevel converters for HVDC applications: Review on converter cells and functionalities," IEEE Transactions on Power Electronics, vol. 30, no. 1, pp. 18-36, 2015.
[81] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase gridconnected inverters for photovoltaic modules," IEEE transactions on industry applications, vol. 41, no. 5, pp. 1292-1306, 2005.
[82] C.-M. Lai, and Y.-H. Liao, "Modeling, analysis, and design of an interleaved four-phase current-fed converter with new voltage multiplier topology," IEEE Transactions on Industry Applications, vol. 49, no. 1, pp. 208-222, 2012.
[83] W. Li, W. Li, Y. Deng, and X. He, "Single-stage single-phase high-step-up ZVT boost converter for fuel-cell microgrid system," IEEE transactions on power electronics, vol. 25, no. 12, pp. 3057-3065, 2010.
[84] Y. Zhao, X. Xiang, C. Li, Y. Gu, W. Li, and X. He, "Single-phase high stepup converter with improved multiplier cell suitable for half-bridge-based PV inverter system," IEEE transactions on power electronics, vol. 29, no. 6, pp. 2807-2816, 2013.
[85] R.-J. Wai, C.-Y. Lin, C.-Y. Lin, R.-Y. Duan, and Y.-R. Chang, "Highefficiency power conversion system for kilowatt-level stand-alone generation unit with low input voltage," IEEE Transactions on Industrial Electronics, vol. 55, no. 10, pp. 3702-3714, 2008.
[86] H.-L. Do, "Improved ZVS DC-DC converter with a high voltage gain and a ripple-free input current," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, no. 4, pp. 846-853, 2011.
[87] T.-J. Liang, S.-M. Chen, L.-S. Yang, J.-F. Chen, and A. Ioinovici, "Ultra-large gain step-up switched-capacitor DC-DC converter with coupled inductor for alternative sources of energy," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, no. 4, pp. 864-874, 2012.
[88] Y.-P. Hsieh, J.-F. Chen, T.-J. P. Liang, and L.-S. Yang, "Novel high step-up DC-DC converter with coupled-inductor and switched-capacitor techniques for a sustainable energy system," IEEE Transactions on Power Electronics, vol. 26, no. 12, pp. 3481-3490, 2011.
[89] S.-M. Chen, T.-J. Liang, L.-S. Yang, and J.-F. Chen, "A boost converter with capacitor multiplier and coupled inductor for AC module applications," IEEE Transactions on industrial Electronics, vol. 60, no. 4, pp. 1503-1511, 2011.
[90] X. Hu, and C. Gong, "A high voltage gain DC-DC converter integrating coupled-inductor and diode-capacitor techniques," IEEE transactions on power electronics, vol. 29, no. 2, pp. 789-800, 2013.
[91] G. C. Silveira, F. L. Tofoli, L. D. S. Bezerra, and R. P. Torrico-Bascopé, "A nonisolated DC-DC boost converter with high voltage gain and balanced output voltage," IEEE Transactions on Industrial Electronics, vol. 61, no. 12, pp. 6739-6746, 2014.
[92] F. L. Tofoli, D. de Souza Oliveira, R. P. Torrico-Bascopé, and Y. J. A. Alcazar,
"Novel nonisolated high-voltage gain dc-dc converters based on 3SSC and VMC," IEEE Transactions on Power Electronics, vol. 27, no. 9, pp. 38973907, 2012.
[93] E. Figueres, G. Garcerá, J. M. Benavent, M. Pascual, and J. A. Martínez, "Adaptive two-loop voltage-mode control of DC-DC switching converters," IEEE Transactions on Industrial Electronics, vol. 53, no. 1, pp. 239-253, 2006.
[94] E. Meyer, Z. Zhang, and Y.-F. Liu, "An optimal control method for buck convertersusing a practical capacitor chargebalance technique," IEEE Transactions on Power Electronics, vol. 23, no. 4, pp. 1802-1812, 2008.
[95] J. Wang, and J. Xu, "A novel PWM control method for switching DC-DC converters with improved dynamic response performance," The 2nd International Symposium on Power Electronics for Distributed Generation Systems, Hefei, 2010, pp. 85-88.
[96] B. Choi, W. Lim, S. Choi, and J. Sun, "Comparative performance evaluation of current-mode control schemes adapted to asymmetrically driven bridge-type pulsewidth modulated dc-to-dc converters," IEEE Transactions on industrial electronics, vol. 55, no. 5, pp. 2033-2042, 2008.
[97] Y.-S. Lee, Y.-P. Ko, and C.-A. Chi, "A novel QR ZCS switched-capacitor bidirectional converter," 2007 7th International Conference on Power Electronics and Drive Systems, Bangkok, 2007, pp. 151-156.
[98] D. M. Mitchell, "An analytical investigation of current-injected control for constant-frequency switching regulators," IEEE Transactions on Power Electronics, vol. PE-1, no. 3, pp. 167-174, 1986.
[99] W. C. Chan, and C. K. Tse, "Study of bifurcations in current-programmed DC/DC boost converters: from quasiperiodicity to period-doubling," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 44, no. 12, pp. 1129-1142, 1997.
[100] S. Banerjee, S. Parui, and A. Gupta, "Dynamical effects of missed switching in current-mode controlled dc-dc converters," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 51, no. 12, pp. 649-654, 2004.
[101] B. L. C. Martinez, R. Li, K. Ma, and D. Xu, "Hard switching and soft switching inverters efficiency evaluation," 2008 International Conference on Electrical Machines and Systems, Wuhan, 2008, pp. 1752-1757.
[102] R. W. Erickson, and D. Maksimovic, "Fundamentals of power electronics" Springer Science \& Business Media, 2007.
[103] Y. Song, and B. Wang, "Survey on reliability of power electronic systems," IEEE Transactions on Power Electronics, vol. 28, no. 1, pp. 591-604, 2012.
[104] W. Zhang, D. Xu, P. N. Enjeti, H. Li, J. T. Hawke, and H. S. Krishnamoorthy, "Survey on fault-tolerant techniques for power electronic converters," IEEE Transactions on Power Electronics, vol. 29, no. 12, pp. 6319-6331, 2014.
[105] M. Rahnama, A. Vahedi, A. M. Alikhani, N. Takorabet, and B. Fazelbakhsheshi, "A novel diode open circuit fault detection in three phase rectifier based on k-means method," 2018 IEEE International Conference on Industrial Technology (ICIT), Lyon, 2018, pp. 600-605.
[106] Y. Hu, R. Zeng, W. Cao, J. Zhang, and S. J. Finney, "Design of a modular, high step-up ratio DC-DC converter for HVDC applications integrating offshore wind power," IEEE Transactions on Industrial Electronics, vol. 63, no. 4, pp. 2190-2202, 2016.
[107] A. Zervos, and C. Kjaer, "Pure Power. Wind Energy Scenarios up to 2030," The European Wind Energy Association (EWEA), Brussels, Belgium, 2006.
[108] "Global wind report 2016," Global Wind Energy Council (GWEC), Available : https://gwec.net/publications/global-wind-report-2/global-wind-report-2016/ [Accessed: 25-June-2019]
[109] T. Remy, and A. Mbistrova, "Offshore Wind in Europe-Key trends and statist ics 2017," Available: https://windeurope.org/about-wind/statistics/offshore/eu ropean-offshore-wind-industry-key-trends-statistics-2017/ [Accessed: 25-Jun e-2019]
[110] W. Chen, A. Q. Huang, C. Li, G. Wang, and W. Gu, "Analysis and comparison of medium voltage high power DC/DC converters for offshore wind energy systems," IEEE Transactions on Power Electronics, vol. 28, no. 4, pp. 20142023, 2013.
[111] C. Meyer, M. Hoing, A. Peterson, and R. W. De Doncker, "Control and design of DC grids for offshore wind farms," IEEE Transactions on Industry applications, vol. 43, no. 6, pp. 1475-1482, 2007.
[112] W. Xifan, C. Chengjun, and Z. Zhichao, "Experiment on fractional frequency transmission system," IEEE Transactions on Power Systems, vol. 21, no. 1, pp. 372-377, 2006.
[113] K. Vechalapu, S. Bhattacharya, E. Van Brunt, S.-H. Ryu, D. Grider, and J. W. Palmour, "Comparative evaluation of $15-\mathrm{kv}$ sic mosfet and $15-\mathrm{kv}$ sic igbt for medium-voltage converter under the same dv/dt conditions," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 5, no. 1, pp. 469-489, 2017.
[114] N. Soltau, H. Stagge, R. W. De Doncker, and O. Apeldoorn, "Development and demonstration of a medium-voltage high-power dc-dc converter for dc distribution systems," 2014 IEEE 5th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), Galway, 2014, pp. 18.
[115] S. P. Engel, N. Soltau, H. Stagge, and R. W. De Doncker, "Dynamic and balanced control of three-phase high-power dual-active bridge DC-DC converters in DC-grid applications," IEEE Transactions on Power Electronics, vol. 28, no. 4, pp. 1880-1889, 2013.
[116] W. Chen, X. Wu, L. Yao, W. Jiang, and R. Hu, "A step-up resonant converter for grid-connected renewable energy sources," IEEE Transactions on Power Electronics, vol. 30, no. 6, pp. 3017-3029, 2015.
[117] C. Meyer, and R. W. De Doncker, "Design of a three-phase series resonant converter for offshore DC grids," 2007 IEEE Industry Applications Annual Meeting, New Orleans, LA, 2007, pp. 216-223.
[118] G. J. Kish, M. Ranjram, and P. W. Lehn, "A modular multilevel DC/DC converter with fault blocking capability for HVDC interconnects," IEEE Transactions on Power Electronics, vol. 30, no. 1, pp. 148-162, 2015.
[119] F. Martinez-Rodrigo, D. Ramirez, A. B. Rey-Boue, S. de Pablo, and L. C. Herrero-de Lucas, "Modular Multilevel Converters: Control and Applications," Energies, vol. 10, no. 11, pp. 1709, 2017.
[120] X. Zhang, X. Xiang, T. C. Green, and X. Yang, "Operation and Performance of Resonant Modular Multilevel Converter With Flexible Step Ratio," IEEE Transactions on Industrial Electronics, vol. 64, no. 8, pp. 6276-6286, 2017.
[121] S. Kenzelmann, A. Rufer, D. Dujic, F. Canales, and Y. R. De Novaes, "Isolated DC/DC structure based on modular multilevel converter," IEEE Transactions on Power Electronics, vol. 30, no. 1, pp. 89-98, 2015.
[122] I. Gowaid, G. Adam, A. M. Massoud, S. Ahmed, D. Holliday, and B. Williams,
"Quasi two-level operation of modular multilevel converter for use in a highpower DC transformer with DC fault isolation capability," IEEE Transactions on Power Electronics, vol. 30, no. 1, pp. 108-123, 2015.
[123] G. Chen, Y. Deng, X. He, Y. Hu, and L. Jiang, "Analysis of high voltage gain DC-DC converter with active-clamping current-fed push-pull cells for HVDCconnected offshore wind power," IECON 2016-42nd Annual Conference of the IEEE Industrial Electronics Society, Florence, 2016, pp. 1288-1293.
[124] A. Mohammadpour, L. Parsa, M. H. Todorovic, R. Lai, R. Datta, and L. Garces, "Series-input parallel-output modular-phase dc-dc converter with softswitching and high-frequency isolation," IEEE Transactions on Power Electronics, vol. 31, no. 1, pp. 111-119, 2016.
[125] X. Xiang, X. Zhang, G. P. Chaffey, and T. C. Green, "An Isolated Resonant Mode Modular Converter with Flexible Modulation and Variety of Configurations for MVDC Application," IEEE Transactions on Power Delivery, vol. 33, no. 1, pp. 508-519, 2018.
[126] M. Q. Duong, S. Leva, M. Mussetta, and K. H. Le, "A Comparative Study on Controllers for Improving Transient Stability of DFIG Wind Turbines During Large Disturbances," Energies, vol. 11, no. 3, pp. 480, 2018.
[127] H. Wang, Y. Wang, G. Duan, W. Hu, W. Wang, and Z. Chen, "An Improved Droop Control Method for Multi-Terminal VSC-HVDC Converter Stations," Energies, vol. 10, no. 7, pp. 843, 2017.
[128] Z. Yang, and Y. Chai, "A survey of fault diagnosis for onshore grid-connected converter in wind energy conversion systems," Renewable and Sustainable Energy Reviews, vol. 66, no.25, pp. 345-359, 2016.
[129] K. Tomas-Manez, A. Anthon, Z. Zhang, Z. Ouyang, and T. Franke, "High efficiency non-isolated three port DC-DC converter for PV-battery systems," 2016 IEEE 8th International Power Electronics and Motion Control Conference (IPEMC-ECCE Asia), Hefei, 2016, pp. 1806-1812.
[130] A. K. Bhattacharjee, N. Kutkut, and I. Batarseh, "Review of Multi Port Converters for Solar and Energy Storage Integration," IEEE Transactions on Power Electronics, vol. 34, no. 2, pp. 1431-1445, 2019.
[131] B. J. Vermulst, J. L. Duarte, E. A. Lomonova, and K. G. Wijnands, "Scalable multi-port active-bridge converters: modelling and optimised control," IET Power Electronics, vol. 10, no. 1, pp. 80-91, 2017.
[132] E. Asa, K. Colak, M. Bojarski, and D. Czarkowski, "Asymmetrical duty-cycle and phase-shift control of a novel multiport CLL resonant converter," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 3, no. 4, pp. 1122-1131, 2015.
[133] H. Wu, K. Sun, L. Zhu, and Y. Xing, "An interleaved half-bridge three-port converter with enhanced power transfer capability using three-leg rectifier for renewable energy applications," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 4, no. 2, pp. 606-616, 2016.
[134] Q. Mei, X. Zhen-lin, and W.-y. Wu, "A novel multi-port DC-DC converter for hybrid renewable energy distributed generation systems connected to power grid," 2008 IEEE International Conference on Industrial Technology, Chengdu, 2008, pp. 1-5.
[135] G. Crabtree, J. Misewich, R. Ambrosio, K. Clay, P. DeMartini, R. James, M. Lauby, V. Mohta, J. Moura, P. Sauer, F. Siakey, J. Lieberman, and H. Tai, " Integrating Renewable Electricity on the Grid ", AIP Conference Proceedings vol. 1401, no. 1, pp. 387-405, 2011.
[136] V. Rudolf, and K. D. Papastergiou, "Financial analysis of utility scale photovoltaic plants with battery energy storage," Energy Policy, vol. 63, no.17, pp. 139-146, 2013.
[137] J. Sun, M. Li, Z. Zhang, T. Xu, J. He, H. Wang, and G. Li, "Renewable energy transmission by HVDC across the continent: system challenges and opportunities," CSEE Journal of Power and Energy Systems, vol. 3, no. 4, pp. 353-364, 2017.
[138] H. Singh, and S. Vadhera, "Performance enhancement of VSC-HVDC system using energy storage device," 2015 International Conference on Energy, Power and Environment: Towards Sustainable Growth (ICEPE), Shillong, 2015, pp. 1-6.
[139] Y. Riffonneau, S. Bacha, F. Barruel, and S. Ploix, "Optimal power flow management for grid connected PV systems with batteries," IEEE Transactions on Sustainable Energy, vol. 2, no. 3, pp. 309-320, 2011.
[140] S.-J. Chiang, K. Chang, and C. Yen, "Residential photovoltaic energy storage system," IEEE Transactions on industrial electronics, vol. 45, no. 3, pp. 385394, 1998.
[141] H. Nakayama, E. Hiraki, T. Tanaka, N. Koda, N. Takahashi, and S. Noda, "Stand-alone photovoltaic generation system with combined storage using lead battery and EDLC," 2008 13th International Power Electronics and Motion Control Conference, Poznan, 2008, pp. 1877-1883.
[142] S. Sayed, M. Elmenshawy, M. Elmenshawy, L. Ben-Brahim, and A. Massoud, "Design and analysis of high-gain medium-voltage DC-DC converters for high-power PV applications," 2018 IEEE 12th International Conference on Compatibility, Power Electronics and Power Engineering (CPE-POWERENG 2018), Doha, 2018, pp. 1-5.
[143] M. M. Haque, P. Wolfs, and S. Alahakoon, "Dual active bridge and matrix converter based three-port converter topology for grid interactive PV-battery system," 2017 Australasian Universities Power Engineering Conference (AUPEC), Melbourne, VIC, 2017, pp. 1-6.
[144] C. Abbate, G. Busatto, and F. Iannuzzo, "IGBT RBSOA non-destructive testing methods: Analysis and discussion," Microelectronics Reliability, vol. 50, no. 9, pp. 1731-1737, 2010.
[145] H. Tao, A. Kotsopoulos, J. L. Duarte, and M. A. Hendrix, "Transformercoupled multiport ZVS bidirectional DC-DC converter with wide input range," IEEE transactions on power electronics, vol. 23, no. 2, pp. 771-781, 2008.
[146] H. Krishnaswami, and N. Mohan, "Three-port series-resonant DC-DC converter to interface renewable energy sources with bidirectional load and energy storage ports," IEEE Transactions on Power Electronics, vol. 24, no. 10, pp. 2289-2297, 2009.
[147] V. N. S. R. Jakka, A. Shukla, and G. D. Demetriades, "Dual-TransformerBased Asymmetrical Triple-Port Active Bridge (DT-ATAB) Isolated DC-DC Converter," IEEE Trans. Industrial Electronics, vol. 64, no. 6, pp. 4549-4560, 2017.
[148] F. Yi, and W. Cai, "Modeling, control, and seamless transition of the bidirectional battery-driven switched reluctance motor/generator drive based on integrated multiport power converter for electric vehicle applications," IEEE Transactions on Power Electronics, vol. 31, no. 10, pp. 7099-7111, 2016.
[149] M. Jabbari, and M. S. Dorcheh, "Resonant Multi-input/Multi-
output/Bidirectional ZCS Step-Down DC--DC Converter With Systematic Synthesis for Point-to-Point Power Routing," IEEE Transactions on Power Electronics, vol. 33, no. 7, pp. 6024-6032, 2018.
[150] C. S. Vel, and T. Venkatesan, "Analysis of Non-Isolated Multi-Port Single Ended Primary Inductor Converter or Standalone Applications," Energies, vol. 11, no. 3, pp. 539, 2018.
[151] H. Wu, P. Xu, H. Hu, Z. Zhou, and Y. Xing, "Multiport converters based on integration of full-bridge and bidirectional DC-DC topologies for renewable generation systems," IEEE transactions on industrial electronics, vol. 61, no. 2, pp. 856-869, 2014.
[152] Z. Ding, C. Yang, Z. Zhang, C. Wang, and S. Xie, "A novel soft-switching multiport bidirectional DC-DC converter for hybrid energy storage system," IEEE transactions on power electronics, vol. 29, no. 4, pp. 1595-1609, 2014.
[153] Y. Hu, W. Xiao, W. Cao, B. Ji, and D. J. Morrow, "Three-port DC-DC converter for stand-alone photovoltaic systems," IEEE Trans. Power Electron, vol. 30, no. 6, pp. 3068-3076, 2015.
[154] M. Uno, R. Oyama, and K. Sugiyama, "Partially-Isolated Single-Magnetic Multi-Port Converter Based on Integration of Series-Resonant Converter and Bidirectional PWM Converter," IEEE Transactions on Power Electronics, vol. 33, no. 11, pp. 9575-9587, Nov. 2018.
[155] S. B. Wersland, A. B. Acharya, and L. E. Norum, "Integrating battery into MMC submodule using passive technique," 2017 IEEE 18th Workshop on Control and Modeling for Power Electronics (COMPEL), Stanford, CA, 2017, pp. 1-7.
[156] G. Henke, and M.-M. Bakran, "Balancing of modular multilevel converters with unbalanced integration of energy storage devices," 2016 18th European Conference on Power Electronics and Applications (EPE'16 ECCE Europe), Karlsruhe, 2016, pp. 1-10.
[157] N. Li, F. Gao, T. Hao, Z. Ma, and C. Zhang, "SOH Balancing Control Method for the MMC Battery Energy Storage System," IEEE Transactions on Industrial Electronics, vol. 65, no. 8, pp. 6581-6591, 2018.
[158] S. Song, Y. Hu, K. Ni, J. Yan, G. Chen, H. Wen, and X. Ye, "Multi-Port High Voltage Gain Modular Power Converter for Offshore Wind Farms," Sustainability, vol. 10, no. 7, pp. 1-15, 2018.
[159] Y. Hu, G. Chen, Y. Liu, L. Jiang, P. Li, S. J. Finney, W. Cao, and H. Chen, "Fault-Tolerant Converter With a Modular Structure for HVDC Power Transmitting Applications," IEEE Transactions on Industry Applications, vol. 53, no. 3, pp. 2245-2256, 2017.
[160] J. Li, D. Wang, W. Wang, and J. Jiang, "Minimize Current Stress of Dual-Active-Bridge DC-DC Converters for Electric Vehicles Based on Lagrange Multipliers Method," Energy Procedia, vol. 105, no. 416, pp. 2733-2738, 2017.
[161] R. W. De Doncker, D. M. Divan, and M. H. Kheraluwala, "A three-phase softswitched high-power-density DC/DC converter for high-power applications," IEEE transactions on industry applications, vol. 27, no. 1, pp. 63-73, 1991.
[162] M. Al-Absi, Z. Khalifa, and A. Hussein, "A New Capacitor-Less Buck DC-DC Converter for LED Applications," Active and Passive Electronic Components, vol. 2017, article ID 2365848, 5 pages, 2017.
[163] E. E. dos Santos Filho, P. H. Miranda, E. M. Sá, and F. L. Antunes, "A LED driver with switched capacitor," IEEE Transactions on Industry Applications,
vol. 50, no. 5, pp. 3046-3054, 2014.
[164] C.-K. Cheung, S.-C. Tan, Y.-M. Lai, and K. T. Chi, "A new visit to an old problem in switched-capacitor converters," Proceedings of 2010 IEEE International Symposium on Circuits and Systems, Paris, 2010, pp. 3192-3195.
[165] S.-C. Tan, S. Kiratipongvoot, S. Bronstein, A. Ioinovici, Y. Lai, and K. T. Chi, "Adaptive mixed on-time and switching frequency control of a system of interleaved switched-capacitor converters," IEEE transactions on power electronics, vol. 26, no. 2, pp. 364-380, 2011.
[166] C.-Y. Wu, T.-F. Wu, J.-R. Tsai, Y.-M. Chen, and C.-C. Chen, "Multistring LED backlight driving system for LCD panels with color sequential display and area control," IEEE Transactions on industrial electronics, vol. 55, no. 10, pp. 3791-3800, 2008.
[167] S. Jung, and G.-H. Cho, "Transformer coupled recycle snubber for highefficiency offline isolated LED driver with on-chip primary-side power regulation," IEEE Transactions on Industrial Electronics, vol. 61, no. 12, pp. 6710-6719, 2014.
[168] B. Poorali, and E. Adib, "Analysis of the integrated SEPIC-flyback converter as a single-stage single-switch power-factor-correction LED driver," IEEE Transactions on Industrial Electronics, vol. 63, no. 6, pp. 3562-3570, 2016.
[169] Y. Wang, J. Huang, G. Shi, W. Wang, and D. Xu, "A single-stage single-switch LED driver based on the integrated SEPIC circuit and class-E converter," IEEE Transactions on Power Electronics, vol. 31, no. 8, pp. 5814-5824, 2016.
[170] H. Ma, J.-S. J. Lai, C. Zheng, and P. Sun, "A high-efficiency quasi-single-stage bridgeless electrolytic capacitor-free high-power AC-DC driver for supplying multiple LED strings in parallel," IEEE Transactions on Power Electronics, vol. 31, no. 8, pp. 5825-5836, 2016.
[171] Y. Wang, Y. Guan, D. Xu, and W. Wang, "A CLCL resonant DC/DC converter for two-stage LED driver system," IEEE Transactions on Industrial Electronics, vol. 63, no. 5, pp. 2883-2891, 2016.
[172] T.-J. Liang, W.-J. Tseng, J.-F. Chen, and J.-P. Wu, "A novel line frequency multistage conduction LED driver with high power factor," IEEE Transactions on Power Electronics, vol. 30, no. 9, pp. 5103-5115, 2015.
[173] E. S. Lee, B. H. Choi, D. T. Nguyen, B. G. Choi, and C. T. Rim, "Static Regulated Multistage Semiactive LED Drivers for High-Efficiency Applications," IEEE Transactions on Power Electronics, vol. 31, no. 9, pp. 6543-6552, 2016.
[174] J. Wang, J. Zhang, X. Wu, Y. Shi, and Z. Qian, "A novel high efficiency and low-cost current balancing method for multi-LED driver," 2011 IEEE Energy Conversion Congress and Exposition, Phoenix, AZ, 2011, pp. 2296-2301.
[175] J.-I. Baek, J.-K. Kim, J.-B. Lee, H.-S. Youn, and G.-W. Moon, "Integrated asymmetrical half-bridge Zeta (AHBZ) converter for DC/DC stage of LED driver with wide output voltage range and low output current," IEEE Transactions on Industrial Electronics, vol. 62, no. 12, pp. 7489-7498, 2015.
[176] K. Hwu, and W. Jiang, "Nonisolated Two-Channel LED Driver With Automatic Current Balance and Zero-Voltage Switching," IEEE Transactions on Power Electronics, vol. 31, no. 12, pp. 8359-8370, 2016.
[177] S. M. Baddela, and D. S. Zinger, "Parallel connected LEDs operated at high to improve current sharing," Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting., Seattle, WA, USA, 2004, pp. 1677-1681.
[178] A. Hintz, U. R. Prasanna, and K. Rajashekara, "Novel modular multiple-input bidirectional DC-DC power converter (MIPC) for HEV/FCV application," IEEE Transactions on Industrial Electronics, vol. 62, no. 5, pp. 3163-3172, 2014.
[179] Q. Zhang, W. Deng, and G. Li, "Stochastic control of predictive power management for battery/supercapacitor hybrid energy storage systems of electric vehicles," IEEE Transactions on Industrial Informatics, vol. 14, no. 7, pp. 3023-3030, 2017.
[180] V. Monteiro, J. G. Pinto, and J. L. Afonso, "Experimental validation of a threeport integrated topology to interface electric vehicles and renewables with the electrical grid," IEEE Transactions on Industrial Informatics, vol. 14, no. 6, pp. 2364-2374, 2018.
[181] A. K. Mishra, and B. Singh, "Solar photovoltaic array dependent dual output converter based water pumping using switched reluctance motor drive," IEEE Transactions on Industry Applications, vol. 53, no. 6, pp. 5615-5623, 2017.
[182] S. Song, K. Ni, G. Chen, Y. Hu, and D. Yu, "Multi-Output LED Driver Integrated with 3-Switch Converter and Passive Current Balance for Portable Applications," Journal of Power Electronics, vol. 19, no. 1, pp. 58-67, 2019.
[183] S. Song, W. Li, K. Ni, H. Xu, Y. Hu, and J. Si, "Modular Multi-Port UltraHigh Power Level Power Converter Integrated with Energy Storage for High Voltage Direct Current (HVDC) Transmission," Energies, vol. 11, no. 10, pp. 2711, 2018.
[184] G. Chen, Y. Deng, K. Wang, Y. Hu, L. Jiang, H. Wen, and X. He, "Topology Derivation and Analysis of Integrated Multiple Output Isolated DC-DC Converters With Stacked Configuration for Low-Cost Applications," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 8, pp. 2207-2218, 2017.
[185] C. Ji, M. Smith, K. M. Smedley, and K. King, "Cross regulation in flyback converters: Analytic model and solution," IEEE Transactions on Power Electronics, vol. 16, no. 2, pp. 231-239, 2001.
[186] H.-H. Chung, S. R. Hui, and W.-H. Wang, "A zero-current-switching PWM flyback converter with a simple auxiliary switch," IEEE Transactions on Power Electronics, vol. 14, no. 2, pp. 329-342, 1999.
[187] D. Thenathayalan, and J.-H. Park, "An Independently Controlled Single-PWM Multiple-Output Narrow-Band Resonant Converter," IEEE Transactions on Power Electronics, vol. 33, no. 6, pp. 5042-5061, 2018.
[188] C. Liu, B. Gu, J.-S. Lai, M. Wang, Y. Ji, G. Cai, Z. Zhao, C.-L. Chen, C. Zheng, and P. Sun, "High-efficiency hybrid full-bridge-half-bridge converter with shared ZVS lagging leg and dual outputs in series," IEEE Transactions on Power Electronics, vol. 28, no. 2, pp. 849-861, 2013.
[189] D. R. Williams, C. Bingham, D. Stone, and M. Foster, "Analysis of dual-output resonant power converters through use of linear load approximations," IEEE Transactions on Power Electronics, vol. 27, no. 9, pp. 4051-4059, 2012.
[190] S.-H. Cho, C.-S. Kim, and S.-K. Han, "High-Efficiency and Low-Cost Tightly Regulated Dual-Output LLC Resonant Converter," IEEE Transactions on Industrial Electronics, vol. 59, no. 7, pp. 2982-2991, 2012.
[191] H. Wu, C. Wan, K. Sun, and Y. Xing, "A High Step-Down Multiple Output Converter With Wide Input Voltage Range Based on Quasi Two-Stage Architecture and Dual-OutputLLCResonant Converter," IEEE Transactions on Power Electronics, vol. 30, no. 4, pp. 1793-1796, 2014.
[192] C.-S. Huang, D. Chen, C.-J. Chen, and K. H. Liu, "Mix-voltage conversion for single-inductor dual-output buck converters," IEEE Transactions on Power Electronics, vol. 25, no. 8, pp. 2106-2114, 2010.
[193] B. Wang, X. Zhang, J. Ye, and H. B. Gooi, "Deadbeat Control for a SingleInductor Multiple-Input Multiple-Output DC-DC Converter," IEEE Transactions on Power Electronics, vol. 34, no. 2, pp. 1914-1924, 2019.
[194] T. Y. Goh, and W. T. Ng, "Single Discharge Control for Single-Inductor Multiple-Output DC-DC Buck Converters," IEEE Transactions on Power Electronics, vol. 33, no. 3, pp. 2307-2316, 2018.
[195] B. Wang, V. R. K. Kanamarlapudi, L. Xian, X. Peng, K. T. Tan, and P. L. So, "Model predictive voltage control for single-inductor multiple-output DC-DC converter with reduced cross regulation," IEEE Transactions on Industrial Electronics, vol. 63, no. 7, pp. 4187-4197, 2016.
[196] J. D. Dasika, B. Bahrani, M. Saeedifard, A. Karimi, and A. Rufer, "Multivariable control of single-inductor dual-output buck converters," IEEE Transactions on Power Electronics, vol. 29, no. 4, pp. 2061-2070, 2013.
[197] Y. Wang, J. Xu, and D. Xu, "Effect of circuit parameters on the stability and boundaries of peak current mode single-inductor dual-output buck converters," IEEE Transactions on Industrial Electronics, vol. 65, no. 7, pp. 5445-5455, 2017.
[198] H. Behjati, and A. Davoudi, "A multiple-input multiple-output DC-DC converter," IEEE Transactions on Industry Applications, vol. 49, no. 3, pp. 1464-1479, 2013.
[199] D. Ma, W.-H. Ki, and C.-Y. Tsui, "A pseudo-CCM/DCM SIMO switching converter with freewheel switching," IEEE Journal of solid-state circuits, vol. 38, no. 6, pp. 1007-1014, 2003.
[200] J. Sabate, Y. Liu, and M. Wiza, "Power supply with independently regulated multiple outputs," 2007 European Conference on Power Electronics and Applications, Aalborg, 2007, pp. 1-8.
[201] B. L.-H. Nguyen, H. Cha, and H.-G. Kim, "Single-Phase Six-Switch DualOutput Inverter Using Dual-Buck Structure," IEEE Transactions on Power Electronics, vol. 33, no. 9, pp. 7894-7903, 2018.
[202] X. Gao, H. Wu, and Y. Xing, "A multioutput LLC resonant converter with semi-active rectifiers," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 5, no. 4, pp. 1819-1827, 2017.
[203] Y. Chen, and Y. Kang, "An improved full-bridge dual-output DC-DC converter based on the extended complementary pulsewidth modulation concept," IEEE Transactions on Power Electronics, vol. 26, no. 11, pp. 32153229, 2011.
[204] G. Li, J. Xia, K. Wang, Y. Deng, X. He, and Y. Wang, "Hybrid Modulation of Parallel-Series \$ LLC \$ Resonant Converter and Phase Shift Full-Bridge Converter for a Dual-Output DC-DC Converter," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 7, no. 2, pp. 833-842, 2019.
[205] O. Ray, A. P. Josyula, S. Mishra, and A. Joshi, "Integrated dual-output converter," IEEE Transactions on Industrial Electronics, vol. 62, no. 1, pp. 371-382, 2014.
[206] G. Chen, Z. Jin, Y. Deng, X. He, and X. Qing, "Principle and topology synthesis of integrated single-input dual-output and dual-input single-output DC-DC converters," IEEE Transactions on Industrial Electronics, vol. 65, no. 5, pp. 3815-3825, 2018.
[207] R.-J. Wai, and J.-J. Liaw, "High-efficiency coupled-inductor-based step-down converter," IEEE Transactions on Power Electronics, vol. 31, no. 6, pp. 42654279, 2016.
[208] H. Wu, M. Han, and K. Sun, "Dual-Voltage-Rectifier-Based Single-Phase ACDC Converters With Dual DC Bus and Voltage-Sigma Architecture for Variable DC Output Applications," IEEE Transactions on Power Electronics, vol. 34, no. 5, pp. 4208-4222, 2018.
[209] A. Ganjavi, H. Ghoreishy, and A. A. Ahmad, "A Novel Single-Input DualOutput Three-Level DC-DC Converter," IEEE Transactions on Industrial Electronics, vol. 65, no. 10, pp. 8101-8111, 2018.
[210] D. Waidelich, and C. Gleason, "The half-wave voltage-doubling rectifier circuit," Proceedings of the IRE, vol. 30, no. 12, pp. 535-541, 1942.
[211] "LTC3780 datasheet-High efficiency, synchronous, 4-switch buck-boost cont roller," ANALOG DEVICES, Available: https://www.analog.com/media/en/t echnical-documentation/data-sheets/LTC3780.pdf. [Accessed: 13-Sept.-2019]
[212] V. Barkhordarian, "Power MOSFET basics," Powerconversion and Intelligent Motion-English Edition, vol. 22, no. 6, 1996.

