

---


# **Zuverlässigkeit 3D-integrierter Chips: Die Rolle metallischer Oberflächen und Grenzflächen**

Reliability of 3D-integrated chips:  
The role of metallic surfaces and interfaces

**Ehrenfried Zschech,  
Fraunhofer IZFP Dresden  
Fraunhofer Cluster Nanoanalysis Dresden**

**6 December 2012**

# 3D TSV scheme




## Integrated Heterogeneous 2-Die Stack


- **Tier 1 : CMOS Logic SoC**
  - TSV (connect frontside to backside)
  - Very thin Wafer (manage TSV aspect ratio)
  - Active face down
- **Interface  $\mu$ -Bump**
  - Backside RDL Metal (interface to  $\mu$ Bump and/or routing to allow offset of  $\mu$ Bump vs TSV)
  - $\mu$ -Bump (Tier to Tier interconnect)
  - Very thin underfill
- **Tier 2 : Commercial Die**
  - Memory or Analog die, or...
  - Frontside Metal (interface to  $\mu$ Bump)
  - Active face down & Pretty Thin
- **Flip Chip (C4) Bump**
  - Regular flip chip bump
  - Regular underfill
- **Package**
  - Regular PCB substrate
  - Regular plastic molding
  - Regular Package BGA Bump

# 2D stress solution of single TSV




No elastic mismatch between Si and Cu



Stresses controlled by CTE mismatch between TSV and Si; via size, material and T important.



# TSV performance and reliability risks



Courtesy: Xiaopeng Xu, Synopsys

# Stress engineering in 3D IC structures: Need of database and input for database: Multi-scale materials data

**Stress-related phenomena** caused by 3D TSV integration can influence chip performance (and variability), yield and **reliability**.

Stress management in complex systems (packaged dies, 3D integration, etc.) requires multi-scale modeling, including accurate **MULTI-SCALE MATERIALS DATA**


- Input data for simulation
- Model validation (and calibration)

→ **Multi-scale materials database concept<sup>1</sup>**

- Global and local materials data for wafer-level and package-level structures require **MULTI-SCALE MATERIALS CHARACTERIZATION**

- Multi-scale (thermo-)mechanical materials data
- Strain in transistor channel

# Reliability assessment for 3D IC systems



# Database information: Packaging materials

Materials	Temperature dependent	Underfill	Cu pillars	Molding compound	Flip-Chip ball (~ 100µm)	Micro ball (10s of µm)	BGA bump (>200µm)	Effective interconnect (low-k/Cu)	Effective bulk of silicon die (Si/Cu-TSV)	Effective package substrate (PCB/Cu)
CTE (ppm/K)	yes	x	x	x	x	x	x	x	x	x
Young's modulus (GPa)	yes	x	x	x	x	x	x	x	x	x
Poisson's ratio	no	x	x	x	x	x	x	x	x	x
Plasticity (MPa)	yes		x							
Visco-plasticity (MPa)	yes				x	x	x			
Visco-elasticity (MPa)	yes	x		x						x
Glass transition Tg (°C)	no									x
Die attach Ta (°C)	no		x		x	x	x			

# Database information: Wafer-level materials




---

Materials	Cu (BEoL)	ULK	Cu (TSV)	SiO <sub>2</sub> Liner	Barrier	Si	BRDL
CTE (ppm/K)	x	x	x			x	x
Young's modulus (GPa)	x	x	x	x	x	x	x
Plasticity (MPa)			x				x
Poisson's ratio	x	x	x	x	x	x	x

+ adhesion







---

# TSV performance and reliability risks



Courtesy: Xiaopeng Xu, Synopsys

# Thermal stress induced TSV pop-up



**Large shear stress at Cu-TSV/Si-wafer interface and poor adhesion leads to de-bonding !**

Courtesy: Xiaopeng Xu, Synopsys

# 3D IC Integration: Quality engineering / failure analysis needs – Interface delamination and “pop-up”

## ■ Adhesive failure:


Interface delamination and „pop-up“ only occurs if the adhesion Si/SiO<sub>2</sub>(liner)/barrier\*/copper is low !

\* TaN/Ta, TiN/Ti, (Ru), ...

Which is the right analytical technique for delamination detection and quantitative „pop-up“ evaluation?

- nondestructive
- sub-100nm spatial resolution


# Classification of NDE techniques



# Comparison of imaging tools


Feature	X-ray	Optical	SEM	TEM
Spatial resolution	Current: 20-30 nm Ultimate: ~1 nm?	200-300 nm	1-10 nm typically >500 nm for elemental analysis	0.1 nm
Elemental sensitivity	Good (absorption edges + fluorescence)	None (labels)	Good (EDX)	Good (EDX, EELS)
Probing depth	1-50 µm for E<10 keV, 20 mm for E=100 keV	<100 nm for metal, opaque or transparent materials	< 10 nm typically < 3000 nm for element analysis	~ 100 nm
Material class	all	all	all (charging for nonconducting samples)	all (charging for nonconducting samples)
Vacuum requirement	No (multi-keV) Yes (low-E, cryo)	No	Yes	Yes
Radiation damage	modest	None (bleaching)	High	High

# X-ray transmission in Si/Cu structures




Material	Density (g/cm <sup>3</sup> )	Absorption Length ( $\mu\text{m}$ )	Transmission(%)		
			50 $\mu\text{m}$	30 $\mu\text{m}$	5 $\mu\text{m}$
Silicon	2.33	70.82	49.4	65.5	93.2
Copper	8.96	22.89	10.6	26	79.9

# Xradia NanoXCT: Lab based X-ray microscopy




Courtesy: Xradia Inc., Concord/CA

# Xradia nanoXCT @ Fraunhofer IZFP Dresden




# Limits of zone plates: ~ 30 nm structures



Zone plates are fabricated out of high-Z (typically gold) material using electron beam lithography, reactive ion etching and electroplating.

Focusing efficiencies 10-30% currently achievable (depends on A/R).

# Cu TSV extrusions – Quantitative analysis (1)



Both 4 and 5um TSV show Copper is extruded and with de-lamination at the wall

Copperation with Lay Wai Kong and Alain Diebold, College of Nanoscale Science and Engineering at the University at Albany/NY, Lay Wai Kong et al., 3D IC Metrology Workshop @ Semicon West 2014, Fraunhofer IZFP

# **Reliability of 3D-integrated chips: The role of metallic surfaces and interfaces**


Reliability of 3D stacked ICs depends strongly on materials compatibility and stress.

Stress engineering is necessary to ensure the required product performance and reliability. Multi-scale simulations needs multi-scale materials input data.

Barrier quality, including homogeneity and surface, determine the interface energy and the adhesion of Cu-TSV/Si-wafer structures.

Failure analysis and the study of damage mechanisms like “pop-up” require nondestructive analysis techniques. Nano-XCT allows studies of Through Silicon Vias in 3D stacked Ics, including quantitative “pop-up” effect.

# Thank you!



Sven Niese, Peter Krüger  
Fraunhofer IZFP Dresden

Jeff Gelb, Kevin Fahey, Xradia



Contact: [ehrenfried.zschech@izfp-d.fraunhofer.de](mailto:ehrenfried.zschech@izfp-d.fraunhofer.de)

 **Fraunhofer**  
IZFP